



# STM32F101xC/D/E and STM32F103xC/D/E Errata sheet

STM32F101xC/D/E and STM32F103xC/D/E revision Z  
High-density device limitations

## Silicon identification

This errata sheet applies to the revision Z of the STMicroelectronics STM32F101xC/D/E access line and STM32F103xC/D/E performance line High-density products. These families feature an ARM™ 32-bit Cortex®-M3 core, for which an errata notice is also available (see [Section 1](#) for details).

The full list of root part numbers is shown in [Table 2](#). The products are identifiable as shown in [Table 1](#):

- by the Revision code marked below the Sales Type on the device package
- by the last three digits of the Internal Sales Type printed on the box label

**Table 1. Device Identification<sup>(1)</sup>**

Sales type	Revision code <sup>(2)</sup> marked on device
STM32F103xC, STM32F103xD, STM32F103xE	“Z”
STM32F101xC, STM32F101xD, STM32F101xE	“Z”

1. The REV\_ID bits in the DBGMCU\_IDCODE register show the revision code of the device (see the STM32F10xxx reference manual for details on how to find the revision code).

2. Refer to [Appendix A: Revision code on device marking](#) for details on how to identify the Revision code on the different packages.

**Table 2. Device summary**

Reference	Part number
STM32F101xCDE	STM32F101RC STM32F101VC STM32F101ZC
	STM32F101RD STM32F101VD STM32F101ZD
	STM32F101RE STM32F101VE STM32F101ZE
STM32F103xCDE	STM32F103RC STM32F103VC STM32F103ZC
	STM32F103RD STM32F103VD STM32F103ZD
	STM32F103RE STM32F103VE STM32F103ZE

# 1 ARM™ 32-bit Cortex®-M3 limitations

An errata notice of the STM32F10xxx core is available from the following web address:

<http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.eat0420a/>.

The direct link to the errata notice pdf is:

<http://infocenter.arm.com/help/topic/com.arm.doc.eat0420a/Cortex-M3-Errata-r1p1-v0.2.pdf>.

All the described limitations are minor and related to the revision r1p1-01rel0 of the Cortex-M3 core.

## 2 STM32F10xxx silicon limitations

### 2.1 Voltage glitch on ADC input 0

#### Description

A low-amplitude voltage glitch may be generated (on ADC input 0) on the PA0 pin, when the ADC is converting with injection trigger. It is generated by internal coupling and synchronized to the beginning and the end of the injection sequence, whatever the channel(s) to be converted.

The glitch amplitude is less than 150 mV with a typical duration of 10 ns (measured with the I/O configured as high-impedance input and left unconnected). If PA0 is used as a digital output, this has no influence on the signal. If PA0 is used as a digital input, it will not be detected as a spurious transition, providing that PA0 is driven with an impedance lower than 5 kΩ. This glitch does not have any influence on the remaining port A pin or on the ADC conversion injection results, in single ADC configuration.

When using the ADC in dual mode with injection trigger, and in order to avoid any side effect, it is advised to distribute the analog channels so that Channel 0 is configured as an injected channel.

#### Workaround

None.

### 2.2 Flash memory read after WFI/WFE instruction

#### Conditions

- Flash prefetch on
- Flash memory timing set to 2 wait states
- FLITF clock stopped in Sleep mode

**Description**

If a WFI/WFE instruction is executed during a Flash memory access and the Sleep duration is very short (less than 2 clock cycles), the instruction fetch from the Flash memory may be corrupted on the next wakeup event.

**Workaround**

When using the Flash memory with two wait states and prefetch on, the FLITF clock must *not* be stopped during the Sleep mode – the FLITFEN bit in the RCC\_AHBENR register must be set (keep the reset value).

## 2.3 Debug registers cannot be read by user software

**Description**

The DBGMCU\_IDCODE and DBGMCU\_CR debug registers are accessible only in debug mode (not accessible by the user software). When these registers are read in user mode, the returned value is 0x00.

**Workaround**

None.

## 2.4 Alternate function

In some specific cases, some potential weakness may exist between alternate functions mapped onto the same pin.

### 2.4.1 USART1\_RTS and CAN\_TX

**Conditions**

- USART1 is clocked
- CAN is not clocked
- I/O port pin PA12 is configured as an alternate function output.

**Description**

Even if CAN\_TX is not used, this signal is set by default to 1 if I/O port pin PA12 is configured as an alternate function output.

In this case USART1\_RTS cannot be used.

**Workaround**

When USART1\_RTS is used, the CAN must be remapped to either another IO configuration when the CAN is used, or to the unused configuration (CAN\_REMAP[1:0] set to "01") when the CAN is not used.

## 2.4.2 SPI1 in slave mode and USART2 in synchronous mode

### Conditions

- SPI1 and USART2 are clocked
- I/O port pin PA4 is configured as an alternate function output.

### Description

USART2 cannot be used in synchronous mode (USART2\_CK signal), if SPI1 is used in slave mode.

### Workaround

None.

## 2.4.3 SPI1 in master mode and USART2 in synchronous mode

### Conditions

- SPI1 and USART2 are clocked
- I/O port pin PA4 is configured as an alternate function output.

### Description

USART2 cannot be used in synchronous mode (USART2\_CK signal) if SPI1 is used in master mode and SP1\_NSS is configured in software mode. In this case USART2\_CK is not output on the pin.

### Workaround

In order to output USART2\_CK, the SSOE bit in the SPI1\_CR2 register must be set to configure the pin in output mode.

## 2.4.4 SPI2 in slave mode and USART3 in synchronous mode

### Conditions

- SPI2 and USART3 are clocked
- I/O port pin PB12 is configured as an alternate function output.

### Description

USART3 cannot be used in synchronous mode (USART3\_CK signal) if SPI2 is used in slave mode.

### Workaround

None.

### 2.4.5 SPI2 in master mode and USART3 in synchronous mode

#### Conditions

- SPI2 and USART3 are clocked
- I/O port pin PB12 is configured as an alternate function output.

#### Description

USART3 cannot be used in synchronous mode (USART3\_CK signal) if SPI2 is used in master mode and SP2\_NSS is configured in software mode. In this case USART3\_CK is not output on the pin.

#### Workaround

In order to output USART3\_CK, the SSOE bit in the SPI2\_CR2 register must be set to configure the pin in output mode,

### 2.4.6 SDIO with TIM8

#### Description

Conflicts occur when:

- the SDIO is configured in 1- or 4-bit mode and TIM8\_CH4 is configured as an output

The signals that conflict are the following:

- TIM8\_CH4 and SDIO\_D1

#### Workaround

Do not use TIM8\_CH4 as an output when the SDIO is being used.

### 2.4.7 SDIO and TIM3\_REMAP

#### Description

When SDIO is configured in 1- or 4-bit mode, and TIM3 channels are remapped to PC6 to PC9, and configured as outputs, a conflict occurs between:

- TIM3\_CH4 and SDIO\_D1

#### Workaround

Do not use TIM3\_CH4 as an output when the SDIO is being used.

### 2.4.8 SDIO with USART3 remapped and UART4

#### Description

When SDIO is configured in 1-bit mode, there are conflicts with the USART3\_TX pin remapped and with the UART4\_TX pin. Conflicts are between the following signals:

- USART3\_TX and SDIO\_D2
- UART4\_TX and SDIO\_D2

**Workaround**

Use USART3\_TX either in the default configuration (on the PB10 I/O) or remap USART3\_TX to PD8 when the SDIO is being used.

Do not use UART4\_TX when the SDIO is being used.

**2.4.9 FSMC with I2C1 and TIM4\_CH2****Description**

When the FSMC is being used, the NADV signal is set to 1 by default when the alternate function output is selected for this pin. TIM4\_CH2 and the I2C1 SDA signal are in conflict with the NADV signal.

**Workaround**

Do not use TIM4\_CH2 when the FSMC is being used.

Concerning I2C1, it is possible to use the remap functionality available on the PB8 and PB9 pins.

**2.4.10 FSMC with USART2 remapped****Description**

When the FSMC is being used, the NE1 signal is set to 1 by default when the alternate function output is selected for this pin.

There is a conflict between the CK signal of USART2 and NE1.

**Workaround**

Use the USART2 default configuration (no remap).

## Appendix A Revision code on device marking

Figure 1, Figure 2, Figure 3, Figure 4 and Figure 5 show the marking compositions for the LFBGA144, LFBGA100, LQFP144, LQFP100 and LQFP64 packages, respectively. Only the Additional field containing the Revision code is shown.

Figure 1. LFBGA144 top package view




Figure 2. LFBGA100 top package view






Figure 3. LQFP144 top package view




Figure 4. LQFP100 top package view





Figure 5. LQFP64 top package view



## Revision history

**Table 3. Document revision history**

Date	Revision	Changes
23-May-2008	1	Initial release.

### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)