

# LMP7732

# 2.9 nV/sqrt(Hz) Low Noise, RRIO Amplifier

# **General Description**

The LMP7732 is a dual low noise, rail-to-rail input and output, low voltage amplifier. The LMP7732 is part of the LMP® amplifier family and is ideal for precision and low noise applications with low voltage requirements.

This operational amplifier offers low voltage noise of 2.9 nV/ √Hz with a 1/f corner of only 3 Hz. The LMP7732 has bipolar junction input stages with a bias current of only 1.5 nA. This low input bias current, complemented by the very low level of voltage noise, makes the LMP7732 an excellent choice for photometry applications.

The LMP7732 provides a wide GBW of 22 MHz while consuming only 4 mA of current. This high gain bandwidth along with the high open loop gain of 130 dB enables accurate signal conditioning in applications with high closed loop gain

The LMP7732 has a supply voltage range of 1.8V to 5.5V, making it an ideal choice for battery operated portable appli-

The LMP7732 is offered in the 8-Pin SOIC and MSOP pack-

The LMP7731 is the single version of this product and is offered in the 5-Pin SOT-23 and 8-Pin SOIC packages.

#### **Features**

(Typical values,  $T_A = 25^{\circ}C$ ,  $V_S = 5V$ )

	voltage	

f = 3 Hz	3.3 nV/√Hz
f = 1 kHz	2.9 nV/√Hz
■ CMRR	130 dB
<ul><li>Open loop gain</li></ul>	130 dB
■ GBW	22 MHz
■ Slew rate	2.4 V/μs
■ THD @ f = 10 kHz, A <sub>V</sub> = 1, R <sub>L</sub>	$= 2 k\Omega$ 0.001%
■ Supply current	4.4 mA
<ul><li>Supply voltage range</li></ul>	1.8V to 5.5V
<ul> <li>Operating temperature range</li> </ul>	-40°C to 125°C
<ul><li>Input bias current</li></ul>	±1.5 nA


# **Applications**

**RRIO** 

CURRENT NOISE (pA/√Hz)


- Gas analysis instruments
- Photometric instrumentation
- Medical instrumentation

# **Typical Performance Characteristics**





Input Current Noise vs. Frequency



30015064

LMP® is a registered trademark of National Semiconductor Corporation.

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2) Human Body Model

For inputs pins only
For all other pins

Machine Model
Charge Device Model

2000V

1000V

 $V_{IN}$  Differential  $\pm 2V$  Supply Voltage ( $V_S = V^+ - V^-$ ) 6.0V

Storage Temperature Range -65°C to 150°C Junction Temperature (Note 3) +150°C max Soldering Information

Infrared or Convection (20 sec) 235°C
Wave Soldering Lead Temp. (10 sec) 260°C

# **Operating Ratings** (Note 1)

Temperature Range  $-40^{\circ}$ C to 125°C Supply Voltage (V<sub>S</sub> = V<sup>+</sup> – V<sup>-</sup>) 1.8V to 5.5V

Package Thermal Resistance ( $\theta_{JA}$ )
8-Pin SOIC
190 °C/W
8-Pin MSOP
235°C/W

## 2.5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 2.5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
V	Input Offset Voltage (Note 7)	V <sub>CM</sub> = 2.0V		±9	±500 ± <b>600</b>	/	
V <sub>OS</sub>		V <sub>CM</sub> = 0.5V		±9	±500 ± <b>600</b>	μV	
TCV	Innut Offeet Veltage Temperature Drift	V <sub>CM</sub> = 2.0V		±0.5	±5.5		
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift	$V_{CM} = 0.5V$		±0.2	±5.5	μV/°C	
I <sub>B</sub>	Input Rice Current	V <sub>CM</sub> = 2.0V		±1	±30 <b>±45</b>	nA	
	Input Bias Current	V <sub>CM</sub> = 0.5V		±12	±50 <b>±75</b>	IIA	
los	Input Offset Current	V <sub>CM</sub> = 2.0V		±1	±50 <b>±75</b>	nA	
		V <sub>CM</sub> = 0.5V		±11	±60 <b>±80</b>		
TCI <sub>OS</sub>	Input Offset Current Drift	V <sub>CM</sub> = 0.5V and V <sub>CM</sub> = 2.0V		0.0474		nA/°C	
CMRR	Common Made Palestian Patia	$0.15V \le V_{CM} \le 0.7V$ $0.23V \le V_{CM} \le 0.7V$	101 <b>89</b>	120		dB	
CWINN	Common Mode Rejection Ratio	$1.5V \le V_{CM} \le 2.35V$ $1.5V \le V_{CM} \le 2.27V$	105 <b>99</b>	129		uБ	
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5V	111 <b>105</b>	129		dB	
		1.8V ≤ V+ ≤ 5.5V		117			
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		2.5	V	
۸	Open Lean Veltage Coin	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$ $V_{OUT} = 0.5 \text{V to } 2.0 \text{V}$	112 <b>104</b>	130		dD	
A <sub>VOL</sub>	Open Loop Voltage Gain	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$ $V_{OUT} = 0.5 \text{V to } 2.0 \text{V}$	109 <b>90</b>	119		dB	

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		4	50 <b>75</b>	
V		$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		13	50 <b>75</b>	mV from
V <sub>OUT</sub>	Output Valtage Cuine Lau	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		6	50 <b>75</b>	either rai
	Output Voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		9	50 <b>75</b>	
		Sourcing, V <sub>OUT</sub> = V+/2	22	31		
ı	Output Current	$V_{IN}$ (diff) = 100 mV	12			m 1
I <sub>OUT</sub>		Sinking, V <sub>OUT</sub> = V+/2	15	44		mA
		$V_{IN}$ (diff) = $-100 \text{ mV}$	10			
_	Supply Current	V <sub>CM</sub> = 2.0V		4.0	5.4 <b>6.8</b>	mA
I <sub>S</sub>		V <sub>CM</sub> = 0.5V		4.6	6.2 <b>7.8</b>	
SR	Slew Rate	$A_V = +1, C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^{+/2}$ $V_{OUT} = 2 V_{PP}$		2.4		V/µs
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		21		MHz
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		14		dB
Фм	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		60		deg
		Differential Mode		38		kΩ
R <sub>IN</sub>	Input Resistance	Common Mode		151		MΩ
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f_O = 1$ kHz, Amplitude = 1V		0.002		%
	land Defermed Veltage Naise Desir	f = 1 kHz, V <sub>CM</sub> = 2.0V		3.0		/!:
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		3.0		nV/√Hz
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV <sub>PP</sub>
	Innut Deferred Correct Naise Descrite	f = 1 kHz, V <sub>CM</sub> = 2.0V		1.1		
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.3		pA/√Hz

# 3.3V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V	Input Offset Voltage	V <sub>CM</sub> = 2.5V		±6	±500 <b>±600</b>	
v <sub>OS</sub>	V <sub>os</sub> (Note 7)	V <sub>CM</sub> = 0.5V		±6	±500 <b>±600</b>	μV
TCV	Lead Off at Valle at Tamanatan Diff	V <sub>CM</sub> = 2.5V		±0.5	±5.5	
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 0.5V		±0.2	±5.5	μV/°C
	Input Rice Current	V <sub>CM</sub> = 2.5V		±1.5	±30 <b>±45</b>	nΛ
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0.5V		±13	±50 <b>±77</b>	nA
	land Office Comment	V <sub>CM</sub> = 2.5V		±1	±50 <b>±70</b>	A
I <sub>os</sub>	Input Offset Current	V <sub>CM</sub> = 0.5V		±11	±60 <b>±80</b>	nA

3

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 2.5V$		0.048		nA/°C	
		$0.15V \le V_{CM} \le 0.7V$	101	120			
OMBB		$0.23V \le V_{CM} \le 0.7V$	89			ID.	
CMRR	Common Mode Rejection Ratio	1.5V ≤ V <sub>CM</sub> ≤ 3.15V	105	130		dB	
		1.5V ≤ V <sub>CM</sub> ≤ 3.07V	99				
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5.0V	111 <b>105</b>	129		dB	
-		1.8V ≤ V+ ≤ 5.5V		117			
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		3.3	V	
		$R_1 = 10 \text{ k}\Omega \text{ to V} + /2$	112	130			
		V <sub>OUT</sub> = 0.5V to 2.8V	104			ID	
$A_{VOL}$	Open Loop Voltage Gain	$R_L = 2 \text{ k}\Omega \text{ to V}^{+/2}$	110	119		dB	
		V <sub>OUT</sub> = 0.5V to 2.8V	92				
	Outrout Voltage Coding High	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		5	50 <b>75</b>		
V	Output Voltage Swing High	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		14	50 <b>75</b>	mV from	
V <sub>OUT</sub>	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		9	50 <b>75</b>	either rail	
		$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		13	50 <b>75</b>		
	Output Current	Sourcing, V <sub>OUT</sub> = V+/2	28	45			
I <sub>OUT</sub>		$V_{IN}$ (diff) = 100 mV	22			mA	
.001		Sinking, V <sub>OUT</sub> = V+/2	25	48			
		$V_{IN}$ (diff) = -100 mV	20				
I <sub>S</sub>	Supply Current	V <sub>CM</sub> = 2.5V		4.2	5.6 <b>7.0</b>	mA	
		V <sub>CM</sub> = 0.5V		4.8	6.4 <b>8.0</b>		
SR	Slew Rate	$A_V = +1, C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} +/2$ $V_{OUT} = 2 \text{ V}_{PP}$		2.4		V/µs	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		22		MHz	
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		14		dB	
Φ <sub>M</sub>	Phase Margin	$C_1 = 20 \text{ pF}, R_1 = 10 \text{ k}\Omega \text{ to V+/2}$		62		deg	
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f_O = 1$ kHz, Amplitude = 1V		0.002		%	
	Innut Decistance	Differential Mode		38		kΩ	
$R_{IN}$	Input Resistance	Common Mode		151		MΩ	
	Input Deferred Voltage Naise Descrit	f = 1 kHz, V <sub>CM</sub> = 2.5V		2.9		,,,/ <del>11</del>	
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.9		nV/√Hz	
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV <sub>PP</sub>	
	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 2.5V		1.1		n A / / II=	
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.1		pA/√Hz	

# **5V Electrical Characteristics** (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A$  = 25°C,  $V^+$  = 5V,  $V^-$  = 0V,  $V_{CM}$  = V+/2,  $R_L$  > 10 k $\Omega$  to V+/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V	Input Offset Voltage	V <sub>CM</sub> = 4.5V		±6	±500 ± <b>600</b>	.,
V <sub>OS</sub>	(Note 7)	V <sub>CM</sub> = 0.5V		±6	±500 <b>±600</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 4.5V		±0.5	±5.5	μV/°C
	input Onset Voltage Temperature Difft	V <sub>CM</sub> = 0.5V		±0.2	±5.5	μν/ Ο
l <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 4.5V		±1.5	±30 <b>±50</b>	nA
-в	Imput bias Guiterit	V <sub>CM</sub> = 0.5V		±14	±50 <b>±85</b>	.,,
ı	Input Offset Current	V <sub>CM</sub> = 4.5V		±1	±50 <b>±70</b>	l l
l <sub>os</sub>	imput Onset Guirent	V <sub>CM</sub> = 0.5V		±11	±65 ± <b>80</b>	ПА
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 4.5V$		0.0482		nA/°C
	MRR Common Mode Rejection Ratio	$0.15V \le V_{CM} \le 0.7V$ $0.23V \le V_{CM} \le 0.7V$	101 <b>89</b>	120		
CMRR		$1.5V \le V_{CM} \le 4.85V$	105	130		dB
		$1.5V \le V_{CM} \le 4.77V$	99			
PSRR	Power Supply Rejection Ratio	$2.5V \le V + \le 5V$	111 <b>105</b>	129		dB
7 01111	Tower Supply Hejection Hatto	1.8V ≤ V+ ≤ 5.5V		117		"-
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		5	V
	Open Loop Voltage Gain	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$ $V_{OUT} = 0.5 \text{V to } 4.5 \text{V}$	112 <b>104</b>	130		- dB
A <sub>VOL</sub>		$R_L = 2 \text{ k}\Omega \text{ to V}^{+/2}$ $V_{OUT} = 0.5 \text{V to } 4.5 \text{V}$	110 <b>94</b>	119		
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		8	50 <b>75</b>	
		$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		24	50 <b>75</b>	mV from
V <sub>OUT</sub>	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$		9	50 <b>75</b>	either rail
	Output voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		23	50 <b>75</b>	
		Sourcing, V <sub>OUT</sub> = V+/2 V <sub>IN</sub> (diff) = 100 mV	33 <b>27</b>	47		
I <sub>OUT</sub>	Output Current	Sinking, $V_{OUT} = V+/2$ $V_{IN}$ (diff) = -100 mV	30 <b>25</b>	49		mA
1	Supply Current	V <sub>CM</sub> = 4.5V		4.4	6.0 <b>7.4</b>	A
l <sub>S</sub>	Supply Current	V <sub>CM</sub> = 0.5V		5.0	6.8 <b>8.4</b>	mA
SR	Slew Rate	$A_V = +1$ , $C_L = 10$ pF, $R_L = 10$ k $\Omega$ to V+/2 $V_{OUT} = 2$ $V_{PP}$		2.4		V/µs
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		22		MHz

5

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
$G_{M}$	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		12		dB
$\Phi_{M}$	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		65		deg
R <sub>IN</sub> Input Resistance	Input Decistores	Differential Mode		38		kΩ
	Imput Resistance	Common Mode		151		MΩ
THD+ N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f_O = 1$ kHz, Amplitude = 1V		0.001		%
	Input Poterred Valtage Noice Density	f = 1 kHz, V <sub>CM</sub> = 4.5V		2.9		nV/√Hz
e <sub>n</sub>	Input Referred Voltage Noise Density	$f = 1 \text{ kHz}, V_{CM} = 0.5V$		2.9		ΠV/√ HZ
	Input Voltage Noise	0.1 Hz to 10 Hz		75		$nV_PP$
;	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 4.5V		1.1		pA/√Hz
<sup>I</sup> n	Imput neterred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.2	·	pA/√HZ

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.


Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute maximum Ratings indicate junction temperature limits beyond which the device maybe permanently degraded, either mechanically or electrically.

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: All limits are guaranteed by testing, statistical analysis or design.

Note 7: Ambient production test is performed at 25°C with a variance of ±3°C.

# **Connection Diagram**




# **Ordering Information**

Package	Part Number	Package Marking Transport Media		NSC Drawing
8-Pin SOIC	LMP7732MA	LMP7732MA	95 units/Rails	M08A
6-PIII 50IC	LMP7732MAX	LIVIP / / 32IVIA	2.5k Units Tape and Reel	IVIUOA
	LMP7732MM		1k Units Tape and Reel	
8-Pin MSOP LMP7732MME AZ3A		AZ3A 250 Units Tape and Reel		
	LMP7732MMX		3.5k Units Tape and Reel	

# **Typical Performance Characteristics** Unless otherwise noted: $T_A = 25$ °C, $R_L > 10 \text{ k}\Omega$ , $V_{CM} = V_S/2$ .

# 


30015071



30015076




 $V_{OS}$  ( $\mu V$ )




30015073

# TCV<sub>OS</sub> Distribution




30015074

#### Offset Voltage Distribution



30015070

#### TCV<sub>OS</sub> Distribution



PERCENTAGE (%)

# V<sub>S</sub> = 3.3V V<sub>CM</sub> = 2.5V

Offset Voltage Distribution

30015072

30

# 

30015075


#### Offset Voltage vs. Temperature

0

 $V_{\text{OS}}\left(\mu V\right)$ 


10 20

-30 -20 -10




30015082

## Offset Voltage vs. Temperature




30015083

#### **PSRR vs. Frequency**




**CMRR vs. Frequency** 




30015062

#### Offset Voltage vs. Supply Voltage




### Offset Voltage vs. V<sub>CM</sub>




30015054

#### Offset Voltage vs. $V_{\rm CM}$




Offset Voltage vs. V<sub>CM</sub>




30015056


#### **Input Offset Voltage Time Drift**


30015055





Slew Rate vs. Supply Voltage




















#### Input Bias Current vs. V<sub>CM</sub> 100 $V_S = 5V$ -125°C 80 INPUT BIAS CURRENT (nA) 60 85°C 40 20 0 -20 -40 -40°C -60 -80 -100 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 $V_{CM}(V)$ 30015027



**Open Loop Frequency Response** 






THD+N vs. Frequency

30015019

11




 $\begin{array}{c} 1 \\ R_L = 100 \text{ k}\Omega \\ C_L = 10 \text{ pF} \\ f = 1 \text{ kHz} \\ 0.001 \\ 0.0001 \\ 0.0001 \\ 0.1 \\ 1 \\ 10 \\ \text{Vout (VPP)} \end{array}$ 


THD+N vs. Output Voltage

www.national.com

# Large Signal Step Response




#### **Small Signal Step Response**




30015021

#### **Large Signal Step Response**

30015022




#### **Small Signal Step Response**




30015023

#### Supply Current vs. Supply Voltage




## Output Swing High vs. Supply Voltage




30015058


#### **Output Swing Low vs. Supply Voltage**



# Sinking Current vs, Supply Voltage



## Sourcing Current vs. Supply Voltage



# **Application Notes**

#### LMP7732

The LMP7732 is a dual low noise, rail-to-rail input and output, low voltage amplifier.

The low input voltage noise of only 2.9  $nV/\sqrt{Hz}$  with a 1/f corner at 3 Hz makes the LMP7732 ideal for sensor applications where DC accuracy is of importance.

The LMP7732 has high gain bandwidth of 22 MHz. This wide bandwidth enables the use of the amplifier at higher gain settings while retaining ample usable bandwidth for the application. This is particularly beneficial when system designers need to use sensors with very limited output voltage range as it allows larger gains in one stage which in turn increases signal to noise ratio.

The LMP7732 has a proprietary input bias cancellation circuitry on the input stages. This allows the LMP7732 to have only about 1.5 nA bias current with a bipolar input stage. This low input bias current, paired with the inherent lower input voltage noise of bipolar input stages makes the LMP7732 an excellent choice for precision applications. The combination of low input bias current, low input offset voltage, and low input voltage noise enables the user to achieve unprecedented accuracy and higher signal integrity.

National Semiconductor is heavily committed to precision amplifiers and the market segment they serve. Technical support and extensive characterization data is available for sensitive applications or applications with a constrained error budget.


The LMP7732 comes in the 8-Pin SOIC and MSOP packages. These small packages are ideal solutions for area constrained PC boards and portable electronics.

#### INPUT BIAS CURRENT CANCELLATION

The LMP7732 has proprietary input bias current cancellation circuitry on its input stage.

The LMP7732 has rail-to-rail input. This is achieved by having a p-input and n-input stage in parallel. *Figure 1* only shows one of the input stages as the circuitry is symmetrical for both stages.

Figure 1 shows that as the common mode voltage gets closer to one of the extreme ends, current  $\rm I_1$  significantly increases. This increased current shows as an increase in voltage drop across resistor  $\rm R_1$  equal to  $\rm I_1^*R_1$  on IN+ of the amplifier. This voltage contributes to the offset voltage of the amplifier. When common mode voltage is in the mid-range, the transistors are operating in the linear region and  $\rm I_1$  is significantly small. The voltage drop due to  $\rm I_1$  across  $\rm R_1$  can be ignored as it is orders of magnitude smaller than the amplifier's input offset voltage. As the common mode voltage gets closer to one of the rails, the offset voltage generated due to  $\rm I_1$  increases and becomes comparable to the amplifiers offset voltage.



**FIGURE 1. Input Bias Current Cancellation** 

#### **INPUT VOLTAGE NOISE MEASUREMENT**

The LMP7732 has very low input voltage noise. The peak-to-peak input voltage noise of the LMP7732 can be measured using the test circuit shown in *Figure 2* 




FIGURE 2. 0.1 Hz to 10 Hz Noise Test Circuit

The frequency response of this noise test circuit at the 0.1 Hz corner is defined by only one zero. The test time for the 0.1 Hz to 10 Hz noise measurement using this configuration should not exceed 10 seconds, as this time limit acts as an

additional zero to reduce or eliminate the contributions of noise from frequencies below 0.1 Hz.

Figure 3 shows typical peak-to-peak noise for the LMP7732 measured with the circuit in Figure 2.




FIGURE 3. 0.1 Hz to 10 Hz Input Voltage Noise

Measuring the very low peak-to-peak noise performance of the LMP7732, requires special testing attention. In order to achieve accurate results, the device should be warmed up for at least five minutes. This is so that the input offset voltage of the op amp settles to a value. During this warm up period, the offset can typically change by a few  $\mu V$  because the chip temperature increases by about 30°C. If the 10 seconds of the measurement is selected to include this warm up time, some of this temperature change might show up as the measured noise. Figure 4 shows the start-up drift of five typical LMP7732 units.




FIGURE 4. Start-Up Input Offset Voltage Drift

During the peak-to-peak noise measurement, the LMP7732 must be shielded. This prevents offset variations due to airflow. Offset can vary by a few nV due to this airflow and that can invalidate measurements of input voltage noise with a magnitude which is in the same range. For similar reasons, sudden motions must also be restricted in the vicinity of the test area. The feed-through which results from this motion could increase the observed noise value which in turn would invalidate the measurement.

#### **DIODES BETWEEN THE INPUTS**

The LMP7732 has a set of anti-parallel diodes between their input pins, as shown in *Figure 5*. These diodes are present to protect the input stage of the amplifiers. At the same time, they limit the amount of differential input voltage that is allowed on the input pins. A differential signal larger than the voltage needed to turn on the diodes might cause damage to the diodes. The differential voltage between the input pins should be limited to  $\pm 3$  diode drops or the input current needs to be limited to  $\pm 20$  mA.





FIGURE 5. Anti-Parallel Diodes between Inputs

#### **DRIVING AN ADC**

Analog to Digital Converters, ADCs, usually have a sampling capacitor on their input. When the ADC's input is directly connected to the output of the amplifier a charging current flows from the amplifier to the ADC. This charging current causes a momentary glitch that can take some time to settle. There are different ways to minimize this effect. One way is to slow down the sampling rate. This method gives the amplifier sufficient time to stabilize its output. Another way to minimize the glitch, caused by the switch capacitor, is to have an external capacitor connected to the input of the ADC. This capacitor is chosen so that its value is much larger than the internal switching capacitor and it will hence provide the charge needed to quickly and smoothly charge the ADC's sampling capacitor. Since this large capacitor will be loading the output of the amplifier as well, an isolation resistor is needed between the output of the amplifier and this capacitor. The isolation resistor, R<sub>ISO</sub>, separates the additional load capacitance from the output of the amplifier and will also form a low-pass filter and can be designed to provide noise reduction as well as anti-aliasing. The draw back of having  $\mathbf{R}_{\mathrm{ISO}}$  is that it reduces signal swing since there is some voltage drop across it.

Figure 6 (a) shows the ADC directly connected to the amplifier. To minimize the glitch in this setting, a slower sample rate needs to be used. Figure 6 (b) shows  $R_{\rm ISO}$  and an external capacitor used to minimize the glitch.







FIGURE 6. Driving An ADC

# Physical Dimensions inches (millimeters) unless otherwise noted



8-Pin MSOP NS Package Number MUA08A

# **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com