


## Features

- Usable for Automotive 12V/24V and Industrial Applications
- Maximum High-speed Data Transmissions up to 1 Mbaud
- Fully Compatible with ISO 11898
- Controlled Slew Rate
- Standby Mode
- TXD Input Compatible to 3.3V
- Short-circuit Protection
- Overtemperature Protection
- High Voltage Bus Lines Protection,  $-40V$  to  $+40V$
- High Speed Differential Receiver Stage with a Wide Common Mode Range,  $-10V$  to  $+10V$ , for High Electromagnetic Immunity (EMI)
- Fully Controlled Bus Lines, CANH and CANL to Minimize Electromagnetic Emissions (EME)
- High ESD Protection at CANH, CANL HBM 8 kV, MM 300V

## 1. Description

The ATA6660 is a monolithic circuit based on the Atmel<sup>®</sup>'s Smart Power BCD60-III technology. It is especially designed for high speed CAN-Controller (CAN-C) differential mode data transmission between CAN-Controllers and the physical differential bus lines.

Figure 1-1. Block Diagram




## High-speed Can Transceiver

## ATA6660

## 2. Pin Configuration

**Figure 2-1.** Pinning SO8



**Table 2-1.** Pin Description

Pin	Symbol	Function
1	TXD	Transmit data input
2	GND	Ground
3	VCC	Supply voltage
4	RXD	Receive data output
5	VREF	Reference voltage output
6	CANL	Low level CAN voltage input/output
7	CANH	High level CAN voltage input/output
8	RS	Switch Standby Mode/Normal Mode

### 3. Functional Description

The ATA6660 is a monolithic circuit based on Atmel's Smart Power BCD60-III technology. It is especially designed for high-speed differential mode data transmission in harsh environments like automotive and industrial applications. Baudrate can be adjusted up to 1 Mbaud. The ATA6660 is fully compatible to the ISO11898, the developed standard for high speed CAN-C (Controller Area Network) communication.

#### 3.1 Voltage Protection and ESD

High voltage protection circuitry on both line pins, CANH (pin 7) and CANL (pin 6), allow bus line voltages in the range of  $-40V$  to  $+40V$ . ESD protection circuitry on line pins allow HBM = 8 kV, MM = 300V. The implemented high voltage protection on bus line output/input pins (7/6) makes the ATA6660 suitable for 12V automotive applications as well as 24V automotive applications.

#### 3.2 Slope Control

A fixed slope is adjusted to prevent unsymmetrical transients on bus lines causing EMC problems. Controlled bus lines, both CANH and CANL signal, will reduce radio frequency interference to a minimum. In well designed bus configurations the filter design costs can be reduced dramatically.

#### 3.3 Overcurrent Protection

In the case of a line shorts, like CANH to GND, CANL to VCC, integrated short current limitation allows a maximum current of  $I_{CANH\_SC}$  or  $I_{CANL\_SC}$ . If junction temperature rises above  $165^{\circ}C$  an internal overtemperature protection circuitry shuts down both output stages, the receiver will stay activated.

#### 3.4 Standby Mode

The ATA6660 can be switched to Standby Mode by forcing the voltage  $VRS > 0.87 \times VCC$ . In Standby Mode the supply current will reduce dramatically, supply current during Standby Mode is typical  $600 \mu A$  ( $I_{VCC\_stby}$ ). Transmitting data function will not be supported, but the opportunity will remain to receive data. A high-speed comparator is listening for activities on the bus. A dominant bus signal will force the output RXD to a low level in typical  $t_{dRXDL} = 400$  ns. If the RS pin is not connected, causing through a broken connection to the controller, the ATA6660 will switch to Standby Mode automatically.

#### 3.5 High-speed Receiver

In Normal Mode a fast receiver circuitry combined with a resistor network is able to detect differential bus line voltages  $V_{rec\_th} > 0.9V$  as dominant bit, differential bus line voltages  $V_{rec\_th} < 0.5V$  as recessive bit.

The wide receiver common mode range,  $-10V$  to  $+10V$ , combined with a symmetrical differential receiver stage offers high immunity against electromagnetic interference. A typical hysteresis of 70 mV is implemented. Dominant differential bus voltages forces RXD output (pin 4) to low level, recessive differential bus voltages to high level.

### 3.6 TXD Input

The input stage pin 1 (TXD) is compatible for 3.3V output levels from new controller families. Pull-up resistance (25 k $\Omega$ ) forces the IC to Recessive Mode, if TXD-Pin is not connected. TXD low signal drives the transmitter into dominant state.

### 3.7 Transmitter

A integrated complex compensation technique allows stable data transmission up to 1 MBaud. Low level on TXD input forces bus line voltages CANH to 3.5V, CANL to 1.5V with a termination resistor of 60 $\Omega$ . In the case of a line short circuit, like CANH to GND, CANL to VCC, integrated short current limitation circuitry allows a maximum current of 150 mA. If junction temperature rises above typical 163 $^{\circ}$ C an internal overtemperature protection shuts down both output stages, the Receive Mode will stay activated.

### 3.8 Split Termination Concept

With a modified bus termination (see [Figure 8-3 on page 10](#)) a reduction of emission and a higher immunity of the bus system can be achieved. The one 120 $\Omega$  resistor at the bus line end nodes is split into two resistors of equal value, i.e., two resistors of 60 $\Omega$ . The resistors for the stub nodes is recommended with two resistors of 1.3 k $\Omega$  (for example 8 stub nodes and 2 bus end nodes) Notice: The bus load of all the termination resistors has to stay within the range of 50 $\Omega$  to 65 $\Omega$ .

The common mode signal at the centre tap of the termination is connected to ground via a capacitor of e.g.,  $C_{\text{split}} = 10 \text{ nF}$  to 100 nF. A separate ground lead to the ground pin of the module connector is recommended.

## 4. Absolute Maximum Ratings

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Conditions	Min.	Max.	Unit
Supply voltage	$V_{CC}$		-0.3	+6	V
DC voltage at pins 1, 4, 5 and 8	$V_{TXD}, V_{REF}, V_{RS}, V_{RXD}$		-0.3	$V_{CC} + 0.3$	V
DC voltage at pins 6 and 7	$V_{CANH}, V_{CANL}$	$0V < V_{CC} < 5.25V$ ; no time limit	-40.0	+40.0	V
Transient voltage at pins 6 and 7			-150	+100	V
Storage temperature	$T_{Stg}$		-55	+150	°C
Operating ambient temperature	$T_{amb}$		-40	+125	°C
ESD classification	All pins	HBM ESD S.5.1 MM JEDEC A115A	±3000 ±200		V V
ESD classification	Pin 6, 7 versus pin 2	HBM 1.5 kΩ, 100 pF MM 0Ω, 200 pF	±8000 ±300		V V

## 5. Thermal Resistance

Parameters	Symbol	Value	Unit
Thermal resistance from junction to ambient	$R_{thJA}$	160	K/W

## 6. Truth Table

VCC	TXD	RS	CANH	CANL	Bus State	RXD
4.75V to 5.25V	0	$< 0.3 \times V_{CC}$	3.5V	1.5V	Dominant	0
4.75V to 5.25V	1 (or floating)	$< 0.3 \times V_{CC}$	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	Recessive	1
4.75V to 5.25V	X	$> 0.87 \times V_{CC}$	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	Recessive	1

## 7. RS (Pin 8) Functionality

Slope Control	Mode	Voltage and Current Levels
$V_{RS} > 0.87 \times V_{CC}$	Standby	$I_{RS} <  10 \mu A $
$V_{RS} < 0.3 \times V_{CC}$	Constant slope control	$I_{RS} \leq 500 \mu A$

## 8. Electrical Characteristics

$V_{CC} = 4.75V$  to  $5.25V$ ;  $T_{amb} = -40^{\circ}C$  to  $+125^{\circ}C$ ;  $R_{Bus} = 60\Omega$  unless otherwise specified.  
All voltages referenced to ground (pin 2); positive input current.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
<b>1</b>	<b>Supply Current</b>								
1.1	Supply current dominant	$V_{TXD} = 0V$ $V_{RS} = 0V$	3	$I_{VCC\_dom}$		45	60	mA	A
1.2	Supply current recessive	$V_{TXD} = 5V$ $V_{RS} = 0V$	3	$I_{VCC\_rec}$		10	15	mA	A
1.3	Supply current standby	$V_{RS} = 5V$	3	$I_{VCC\_stby}$		600	980	$\mu A$	A
<b>2</b>	<b>Transmitter Data Input TXD</b>								
2.1	HIGH level input voltage	$V_{TXD} = 5V$ $V_{RS} = 0V$	1	$V_{TXDH}$	2		$V_{CC} + 0.3$	V	A
2.2	LOW level input voltage	$V_{TXD} = 0V$ $V_{RS} = 0V$	1	$V_{TXDL}$	-0.3		+1	V	A
2.3	HIGH level input current	$V_{TXD} = V_{CC}$	1	$I_{IH}$	-1		0	$\mu A$	A
2.4	LOW level input voltage	$V_{TXD} = 0V$	1	$I_{IL}$	-500		-50	$\mu A$	A
<b>3</b>	<b>Receiver Data Output RXD</b>								
3.1	High level output voltage	$I_{RXD} = -100 \mu A$	4	$V_{RXDH}$	$0.8 \times V_{CC}$		$V_{CC}$	V	A
3.2	Low level output voltage	$I_{RXD} = 1 \text{ mA}$	4	$V_{RXDL}$	0		$0.2 \times V_{CC}$	V	A
3.3	Short current at RXD	$V_{TXD} = 5V$ $V_{RXD} = 0V$	4	$I_{RXDs1}$	-3		-1	mA	A
3.4	Short current at RXD	$V_{TXD} = 0V$ $V_{RXD} = 5V$	4	$I_{RXDs2}$	2		6	mA	A
<b>4</b>	<b>Reference Output Voltage VREF</b>								
4.1	Reference output voltage Normal Mode	$V_{RS} = 0V$ ; $-50 \mu A < I_5 < 50 \mu A$	5	$V_{ref\_no}$	$0.45 V_{CC}$		$0.55 V_{CC}$	V	A
4.2	Reference output voltage Standby Mode	$V_{RS} = 5V$ ; $-5 \mu A < I_5 < 5 \mu A$	5	$V_{ref\_stby}$	$0.4 \times V_{CC}$		$0.6 V_{CC}$	V	A
<b>5</b>	<b>DC Bus Transmitter CANH; CANL</b>								
5.1	Recessive bus voltage	$V_{TXD} = V_{CC}$ ; no load	6, 7	$V_{CANH}$ ; $V_{CANL}$	2.0	2.5	3.0	V	A
5.2	$I_{O(CANH)(reces)}$ $I_{O(CANL)(reces)}$	$-40V < V_{CANH}$ ; $V_{CANL} < 40V$ ; $0V < V_{CC} < 5.25V$	6, 7	$I_{O\_reces}$	-5		+5	mA	A
5.3	CANH output voltage dominant	$V_{TXD} = 0V$	6, 7	$V_{CANH}$	2.8	3.5	4.5	V	A
5.4	CANL output voltage dominant	$V_{TXD} = 0V$	6, 7	$V_{CANL}$	0.5	1.5	2.0	V	A

\*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

## 8. Electrical Characteristics (Continued)

$V_{CC} = 4.75V$  to  $5.25V$ ;  $T_{amb} = -40^{\circ}C$  to  $+125^{\circ}C$ ;  $R_{Bus} = 60\Omega$  unless otherwise specified.

All voltages referenced to ground (pin 2); positive input current.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
5.5	Differential bus output voltage ( $V_{CANH} - V_{CANL}$ )	$V_{TXD} = 0V$ ; $R_L = 45\Omega$ to $60\Omega$ ; $V_{CC} = 4.9V$	6, 7	$V_{diff\_dom}$	1.5	2	3.0	V	A
5.6		$V_{TXD} = V_{CC}$ ; no load	6, 7	$V_{diff\_rec}$	-500		+50	mV	A
5.7	Short-circuit CANH current	$V_{CANH} = -10V$ $TXD = 0V$	6, 7	$I_{CANH\_SC}$	-35		-100	mA	A
5.8	Short-circuit CANL current	$V_{CANL} = 18V$ $TXD = 0V$	6, 7	$I_{CANL\_SC}$	50	-	150	mA	A
<b>6</b>	<b>DC Bus Receiver CANH; CANL</b>								
6.1	Differential receiver threshold voltage Normal Mode	$-10V < V_{CANH} < +10V$ $-10V < V_{CANL} < +10V$	6, 7	$V_{rec\_th}$	0.5	0.7	0.9	V	A
6.2	Differential receiver threshold voltage Standby Mode	$V_{RS} = V_{CC}$	6, 7	$V_{rec\_th\_stby}$	0.5	0.7	0.9	V	A
6.3	Differential input hysteresis		6, 7	$V_{diff(hys)}$		70		mV	A
6.4	CANH and CANL common mode input resistance		6, 7	$R_i$	5	15	25	k $\Omega$	A
6.5	Differential input resistance		6, 7	$R_{diff}$	10	30	100	k $\Omega$	A
6.6	Matching between CANH and CANL common mode input resistance		6, 7	$R_{i\_m}$	-3		+3	%	A
6.7	CANH, CANL input capacitance		6, 7	$C_i$			20	pF	D
6.8	Differential input capacitance		6, 7	$C_{diff}$			10	pF	D
6.9	CANH, CANL input leakage input current	$V_{CC} = 0V$ $V_{CANH} = 3.5V$ $V_{CANL} = 1.5V$	6, 7	$I_{LI(CANH)}$ ; $I_{LI(CANL)}$			250	$\mu A$	A
<b>7</b>	<b>Thermal Shut-down</b>								
7.1	Shut-down junction temperature for CANH/CANL			$T_{J(SD)}$	150	163	175	$^{\circ}C$	B
7.2	Switch on junction temperature for CANH/CANL			$T_{J(SD)}$	140	154	165	$^{\circ}C$	B
7.3	Temperature hysteresis			$T_{Hys}$		10		K	B

\*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

## 8. Electrical Characteristics (Continued)

$V_{CC} = 4.75V$  to  $5.25V$ ;  $T_{amb} = -40^{\circ}C$  to  $+125^{\circ}C$ ;  $R_{Bus} = 60\Omega$  unless otherwise specified.


All voltages referenced to ground (pin 2); positive input current.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
<b>8</b>	<b>Timing Characteristics Normal Mode, <math>V_{RS} \leq 0.3 \times V_{CC}</math> (see Figure 8-1 on page 9)</b>								
8.1	Delay TXD to bus active	$V_{RS} = 0V$		$t_{d(TXD-BUS\_ON)}$		120	180	ns	A
8.2	Delay TXD to bus inactive	$V_{RS} = 0V$		$t_{d(TXD-BUS\_OFF)}$		50	100	ns	A
8.3	Delay TXD to RXD, recessive to dominant	$V_{RS} = 0V$	6, 7	$t_{d\_activ(TXD-RXD)}$		200	420	ns	A
8.4	Delay TXD to RXD, dominant to recessive	$V_{RS} = 0V$		$t_{d\_inactiv(TXD-RXD)}$		180	460	ns	A
8.5	Difference between Delay TXD to RXD dominant to Delay recessive	$t_{diff} = t_{d\_activ(TXD-RXD)} - t_{d\_inactiv(TXD-RXD)}$		$t_{diff}$	-280		80	ns	A
<b>9</b>	<b>Timing Characteristics Standby Mode <math>V_{RS} \geq 0.87 \times V_{CC}</math></b>								
9.1	Bus dominant to RXD low in Standby Mode	$V_{RS} = V_{CC}$	4	$t_{dRxDL}$		300	450	ns	A
9.2	Wake up time after Standby Mode (time delay between Standby to Normal Mode and to bus dominant)	TXD = 0V VRS from 0V to $V_{CC}$	6, 7	$T_{wake\_up}$			2	$\mu s$	A
<b>10</b>	<b>Standby/Normal Mode Selectable via RS (Pin 8)</b>								
10.1	Input voltage for Normal Mode	$V_{RS} = V_{CC}$	8	$V_{RS}$			$0.3 \times V_{CC}$	V	A
10.2	Input current for Normal Mode	$V_{RS} = 0V$	8	$I_{RS}$	-700			$\mu A$	A
10.3	Input voltage for Standby Mode		8	$V_{stby}$	$0.87 \times V_{CC}$			V	A


\*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter




Figure 8-1. Timing Diagrams



**Figure 8-2.** Test Circuit for Timing Characteristics



**Figure 8-3.** Bus Application with Split Termination Concept





### 9. Ordering Information

Extended Type Number	Package	Remarks
ATA6660-TAPY	SO8	Can transceiver, Pb-free, 1k, taped and reeled
ATA6660-TAQY	SO8	Can transceiver, Pb-free, 4k, taped and reeled

### 10. Package Information

Package: SO 8

Dimensions in mm



technical drawings according to DIN specifications

Drawing-No.: 6.541-5031.01-4

Issue: 1; 15.08.06

## 11. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, and not to this document.

Revision No.	History
4582E-BCD-02/08	<ul style="list-style-type: none"><li>• Put datasheet in the newest template</li><li>• Section 9 “Ordering Information” on page 11 changed</li></ul>
4582D-BCD-06/06	<ul style="list-style-type: none"><li>• Put datasheet in the newest template</li><li>• Pb-free logo on page 1 deleted</li><li>• Section 9 “Ordering Information” on page 11 changed</li></ul>
4582C-BCD-09/05	<ul style="list-style-type: none"><li>• Put datasheet in the newest template</li><li>• Pb-free logo on page 1 added</li><li>• Heading rows on Table “Absolute Maximum Ratings” on page 5 added</li><li>• Section 9 “Ordering Information” on page 11 changed</li></ul>



## Headquarters

---

**Atmel Corporation**  
2325 Orchard Parkway  
San Jose, CA 95131  
USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## International

---

**Atmel Asia**  
Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimshatsui  
East Kowloon  
Hong Kong  
Tel: (852) 2721-9778  
Fax: (852) 2722-1369

**Atmel Europe**  
Le Krebs  
8, Rue Jean-Pierre Timbaud  
BP 309  
78054  
Saint-Quentin-en-Yvelines Cedex  
France  
Tel: (33) 1-30-60-70-00  
Fax: (33) 1-30-60-71-11

**Atmel Japan**  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Product Contact

---

**Web Site**  
[www.atmel.com](http://www.atmel.com)

**Technical Support**  
[auto\\_control@atmel.com](mailto:auto_control@atmel.com)

**Sales Contact**  
[www.atmel.com/contacts](http://www.atmel.com/contacts)

**Literature Requests**  
[www.atmel.com/literature](http://www.atmel.com/literature)

---

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.