




REVISIONS				
REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D
D	REVISE & REDRAW PER CURRENT STD.	12181	06/02/1999	TL/CD
E	UPDATE DWG & TITLE PER CURRENT STD; REVISE NOTE 1 & UPDATE NOTE 5; CHANGE DWG FORMAT TO B SIZE.	1025	07/15/2003	MS/RW




LAND PATTERN RECOMMENDATION

NOTES: UNLESS OTHERWISE SPECIFIED

- FOR LEAD FINISH THICKNESS AND COMPOSITION, SEE "SOLDER INFORMATION" IN THE PACKAGING SECTION OF THE NATIONAL SEMICONDUCTOR WEB PAGE (www.national.com).
- MAXIMUM VERTICAL BURR ON HEATSINK NOT TO EXCEED .003 IN/ 0.08 mm.
- NO PACKAGE CHIPS, CRACKS OR SURFACE INDENTATION ALLOWED AFTER FORMING.
- UNDER ALL CONDITIONS, LEADS MUST NOT BE ABOVE DATUM -B-.
- REFERENCE JEDEC REGISTRATION MO-169, VARIATION AC.

CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS
 DIMENSIONS IN () FOR REFERENCE ONLY



APPROVALS	DATE	National Semiconductor	
DRAWN T. LEQUANG	06/02/1999	2900 Semiconductor Dr., Santa Clara, CA 95052-8090	
DFTG. CHK. THANH LEQUANG	07/15/2003	TO-263, MOLDED, .400x.390x.180in BODY, 7 LD, .050in PITCH, SURF. MOUNT	
ENGR. CHK. RANDALL WALBERG	07/15/2003		
PROJECTION	SCALE	SIZE	DRAWING NUMBER
	NTS	B	(SC)MKT-TS7B
FORMERLY: N/A	SHEET 1 of 1		REV E