





REVISIONS				
REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL	1438	03/22/2004	MS/AT



DIMENSIONS ARE IN MILLIMETERS
 DIMENSIONS IN () FOR REFERENCE ONLY

RECOMMENDED LAND PATTERN



NOTES: UNLESS OTHERWISE SPECIFIED

1. FOR SOLDER THICKNESS AND COMPOSITION, SEE "SOLDER INFORMATION" IN THE PACKAGING SECTION OF THE NATIONAL SEMICONDUCTOR WEB PAGE (www.national.com).
2. MAXIMUM ALLOWABLE METAL BURR ON LEAD TIPS AT THE PACKAGE EDGES IS 76 MICRONS.
3. NO JEDEC REGISTRATION AS OF MARCH 2004.

APPROVALS		DATE	 National Semiconductor 2900 Semiconductor Dr., Santa Clara, CA 95052-8090	REV		
DRAWN	MARTA SUCHY	03/22/2004		LLP, QUAD, 6x6x0.8mm, 40 LD, SMALL DAP, 0.5mm PITCH, NO PULLBACK	SCALE	SIZE
DFTG. CHK.	THANH LEQUANG	03/22/2004			NTS	B
ENGR. CHK.	ANNY TU	03/22/2004			DRAWING NUMBER	(SC)MKT-SQA40B
PROJECTION MM			FORMERLY: N/A	SHEET 1 of 1		