






REVISIONS				
REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL		10/22/2003	AS/TL/SN



**RECOMMENDED LAND PATTERN**



**DIMENSIONS ARE IN MILLIMETERS**  
DIMENSIONS IN ( ) FOR REFERENCE ONLY



NOTES: UNLESS OTHERWISE SPECIFIED.

1. FOR SOLDER THICKNESS AND COMPOSITION, SEE "SOLDER INFORMATION" IN THE PACKAGING SECTION OF THE NATIONAL SEMICONDUCTOR WEB PAGE ([www.national.com](http://www.national.com)).
2. MAXIMUM ALLOWABLE METAL BURR ON LEAD TIPS AT THE PACKAGE EDGES IS 76 MICRONS.
3. NO JEDEC REGISTRATION AS OF OCTOBER 2003.

APPROVALS		DATE	 National Semiconductor 2900 Semiconductor Dr., Santa Clara, CA 95052-8090
DRAWN <b>A. SULAIMAN &amp; TL</b>		10/22/2003	
DFTG. CHK. THANH LEQUANG		10/22/2003	
ENGR. CHK. N. SANTHIRAN		10/22/2003	
PROJECTION:  MM			<b>LLP, PLASTIC, DUAL, 3 X 3 X 0.8 mm BODY, 10 LD, 0.5 mm PITCH, NO PULLBACK</b>
SCALE <b>NTS</b>	SIZE <b>B</b>	DRAWING NUMBER <b>(SC)MKT-SDA10A</b>	REV <b>A</b>
FORMERLY: N/A			SHEET 1 of 1