

ISD14B20



ISD14B20

**SINGLE-CHIP, MULTIPLE-MESSAGE
VOICE RECORD/PLAYBACK DEVICE
10.6- TO 32-SECONDS DURATION**



TABLE OF CONTENTS

1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. BLOCK DIAGRAM	5
4. PAD DESCRIPTION	6
5. FUNCTIONAL DESCRIPTION	8
5.1. Address Trigger (NORM) Operation	8
5.1.1. Record ($\overline{\text{REC}}$) Operation	8
5.1.2. Edge-triggered Playback ($\overline{\text{PlayE}}$) Operation	10
5.1.3. Level- triggered Playback ($\overline{\text{PlayL}}$)Operation	10
5.1.4. Playback (Supersedes Record) Operation	11
5.1.5. XCLK Feature.....	12
5.2. Direct Trigger ($\overline{\text{MODE}}$) Operation	12
5.3. Other Operations.....	14
5.3.1. Rosc Operation	14
5.3.2. $\overline{\text{LED}}$ Operation.....	15
5.3.3. Feed-Through mode Operation	15
5.3.4. Power-On Playback Operation	15
5.3.5. Automatic Single Message Playback.....	15
5.3.6. Power is interrupted Abruptly	15
6. ABSOLUTE MAXIMUM RATINGS ^[1]	16
6.1 Operating Conditions	16
7. ELECTRICAL CHARACTERISTICS.....	17
7.1. DC Parameters	17
7.2. AC Parameters	18
8. TYPICAL APPLICATION CIRCUIT	19
9. PACKAGING.....	21
9.1 Die Information	21
10. ORDERING INFORMATION	22
11. VERSION HISTORY	23



1. GENERAL DESCRIPTION

Winbond's ISD14B20 ChipCorder[®] is a new single-chip multiple-message record/playback series with dual operating modes (address trigger and direct trigger) with wide operating voltage ranging from 2.4V to 5.5V. The sampling frequency can be selected from 4 to 12 kHz via an external resistor, which also determines the duration from 10.6 to 32 seconds. The device is designed for mostly standalone applications, and of course, it can be manipulated by a microcontroller, if necessary.

The two operating modes are address trigger and direct trigger. While in address trigger mode, both record and playback operations are manipulated according to the start address and end address specified through the start address and end address pins. However, in direct trigger mode, the device can configure the memory up to as many as eight equal messages, pending upon the fixed message configuration settings. With the record or playback feature being pre-selected, each message can be randomly accessed via its message control pin.

The device has a selectable differential microphone input with AGC feature or single-ended analog input, Analn, under feed-through mode. Its differential Class D PWM speaker driver can directly drive a typical speaker or buzzer.

2. FEATURES

The ISD14B20 is a multiple messages record/playback device with two operational modes: address trigger (**NORM**) and direct trigger (**MODE**). The analog inputs and the outputs are:

- Supply voltage: 2.4V to 5.5V.
- External resistor, Rosc, selects sampling frequency and duration.

Sampling Frequency	12 kHz	8 kHz	6.4 kHz	5.3 kHz	4 kHz
Rosc	53.3 KΩ	80 KΩ	100 KΩ	120 KΩ	160 KΩ

- Mic+/Mic- : differential microphone inputs.
- AGC : automatic gain control for microphone preamp circuit.
- \overline{FT} : feed-through the Analn signal to the speaker outputs while Analn is converted from MIC+.
- When both \overline{FT} and recording are active, device will record Analn signal into memory with Analn signal output to speaker simultaneously.
- SP+/SP- : Class-D PWM differential speaker drivers.
- \overline{LED} : during recording, LED is on.
- Automatically power down after each operation cycle.
- Playback takes precedence over the recording operation.
- Temperature option: 0°C to +50°C (die)
- Packaging: die only



2.1. Address trigger operational mode


- While in **NORM** mode, flexible message duration is defined by start address and end address.
- Utilize four start addresses (**S0**, **S1**, **S2** & **S3**) and four end addresses (**E0**, **E1**, **E2** & **E3**) to specific the message duration.
- $\overline{\text{REC}}$: Level-hold or Edge-trigger (toggle on-off) recording from start to end addresses.
- $\overline{\text{PLAYE}}$: Edge-trigger playback from start to end addresses and stops at EOM marker, if EOM is prior to end address. Toggle on-off.
- $\overline{\text{PLAYL}}$: Level-hold playback from start to end addresses. Also, if constantly Low, device will loop playback from start to end addresses.

2.2. Direct trigger operational mode

- While $\overline{\text{MODE}}$ is active, utilizing, **FMC1**, **FMC2** & **FMC3**, the device reconfigures some pins to adapt various (1 to 8) fixed equal message configurations for random access and pre-defines the fixed message duration accordingly.
- The control pins are: $\overline{\text{M1}} \sim \overline{\text{M8}}$ (message activation) and $\overline{\text{R/P}}$ (record or playback selection).
- The record or playback operation is pre-defined by the $\overline{\text{R/P}}$ pin.
- Each message can be randomly accessed via its message control pin ($\overline{\text{M1}} \sim \overline{\text{M8}}$) and the desired operation is facilitated accordingly.



3. BLOCK DIAGRAM





4. PAD DESCRIPTION

PAD NAME	I / O	FUNCTION
V _{SSD}	I	Digital Ground: Ground path for digital circuits.
S0 / M1	I	S0 ^[1] : In Norm mode, Start Address Bit 0. M1 : When MODE is active, low active operation on 1 st Message. Internal pull-up & debounce existed.
S1 / M2	I	S1 ^[1] : In Norm mode, Start Address Bit 1. M2 : When MODE is active, low active operation on 2 nd Message. Internal pull-up & debounce existed.
S2 / M3	I	S2 ^[1] : In Norm mode, Start Address Bit 2. M3 : When MODE is active, low active operation on 3 rd Message. Internal pull-up & debounce existed.
S3 / M4	I	S3 ^[1] : In Norm mode, Start Address Bit 3. M4 : When MODE is active, low active operation on 4 th Message. Internal pull-up & debounce existed.
PLAYL / FMC1	I	PLAYL : In Norm mode, low active input, Level-hold playback start to end addresses, debounce & internal pull-up existed. Holding PLAYL Low constantly will perform looping playback function from start to end addresses with insignificant dead time between messages regardless of sampling frequencies. FMC1 : When MODE is active, FMC1 , together with FMC2 & FMC3 , setup various fixed-message configurations.
E0 / M5	I	E0 ^[1] : In Norm mode, End Address Bit 0. M5 : When MODE is active, low active operation on 5 th Message. Internal pull-up & debounce existed.
V _{SSA}	I	Analog Ground: Ground path for analog circuits.
E1 / M6	I	E1 ^[1] : In Norm mode, End Address Bit 1. M6 : When MODE is active, low active operation on 6 th Message. Internal pull-up & debounce existed.
E2 / M7	I	E2 ^[1] : In Norm mode, End Address Bit 2. M7 : When MODE is active, low active operation on 7 th Message. Internal pull-up & debounce existed.
E3 / M8	I	E3 ^[1] : In Norm mode, End Address Bit 3. M8 : When MODE is active, low active operation on 8 th Message. Internal pull-up & debounce existed.
V _{SSP2}	I	Ground: Ground for negative PWM speaker driver.
SP-	O	SP- : Negative signal of the differential Class-D PWM speaker outputs. This output, together with the SP+, is used to drive an 8Ω speaker directly.
V _{CCP}	I	Speaker Power Supply: Power supply for PWM speaker drivers.
SP+	O	SP+ : Positive signal of the differential Class-D PWM speaker outputs. This output, together with the SP-, is used to drive an 8Ω speaker directly.
V _{SSP1}	I	Ground: Ground for positive PWM speaker driver.
AGC	I	Automatic Gain Control (AGC): The AGC adjusts the gain of the microphone preamplifier circuitry.
MIC+ / Analn	I	<ul style="list-style-type: none"> MIC+: Non-inverting input of the differential microphone signal. Analn: When FT is selected, the MIC+ input is configured to a single-ended input with 1Vp-p maximum input amplitude and feed-through to the speaker outputs.



PAD NAME	I / O	FUNCTION																																				
MIC-	I	MIC- : Inverting input of the differential microphone signal. While \overline{FT} is enabled, MIC- pin is disabled and must be floated.																																				
Rosc	I	Oscillator Resistor : Connect an external resistor from this pin to V_{SSA} to select the internal sampling frequency.																																				
V_{CCA}	I	Analog Power Supply : Power supply for analog circuits.																																				
\overline{LED}	O	LED output : During recording, this output is Low. Also, \overline{LED} pulses Low momentarily at the end of playback.																																				
\overline{PLAYE} / FMC2	I	\overline{PLAYE} : In Norm mode, low active input, edge-trigger playback from start to end addresses & toggle on-off. Debounce & internal pull-up existed. FMC2 : When \overline{MODE} is active, FMC2 , together with FMC1 & FMC3 , setup various fixed-message configurations.																																				
\overline{REC} / $\overline{R/P}$	I	\overline{REC} : In Norm mode, level-hold (after 1 sec holding) or edge-trigger (toggle on-off), low active, recording from start to end addresses. Debounce & internal pull-up existed. $\overline{R/P}$ (When \overline{MODE} is active): <ul style="list-style-type: none"> When $\overline{R/P}$ is set to Low, level-hold record operation is selected. When $\overline{R/P}$ is set to High, edge-trigger & toggle on-off playback operation is selected. 																																				
\overline{XCLK} / FMC3	I	External Clock : In Norm mode, low active and level-hold input. As \overline{XCLK} activated, Rosc pin accepts external clock input signal, provided resistor at Rosc must be removed. Connecting this pin to High enables device running on internal clock via Rosc resistor. If not used, \overline{XCLK} must be at high level. When \overline{MODE} is active, FMC3 , together with FMC1 & FMC2 , setup various fixed-message configurations.																																				
\overline{FT}	I	Feed-Through : Low active input, Level-hold, debounce & Internal pull-up required. When \overline{FT} is selected, the MIC+ input is configured to a single-ended input with 1Vp-p maximum input amplitude and feed-through to the speaker outputs.																																				
Norm / \overline{MODE}	I	Level-hold input. <ul style="list-style-type: none"> Norm : When set to High, the device operates under Address trigger condition. \overline{MODE} : When set to Low, the device operates under direct trigger condition. The device reconfigures its pin definitions to fit various fixed-message configurations utilizing FMC1 , FMC2 & FMC3 pins as below table. <table border="1"> <thead> <tr> <th>FMC3</th> <th>FMC2</th> <th>FMC1</th> <th># of fixed messages</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>2</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>3</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>4</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>5</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>6</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>7</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>8</td> </tr> </tbody> </table>	FMC3	FMC2	FMC1	# of fixed messages	0	0	0	1	0	0	1	2	0	1	0	3	0	1	1	4	1	0	0	5	1	0	1	6	1	1	0	7	1	1	1	8
FMC3	FMC2	FMC1	# of fixed messages																																			
0	0	0	1																																			
0	0	1	2																																			
0	1	0	3																																			
0	1	1	4																																			
1	0	0	5																																			
1	0	1	6																																			
1	1	0	7																																			
1	1	1	8																																			
V_{CCD}	I	Digital Power Supply : Power supply for digital circuits.																																				

Notes: ^[1] : Address bits **S0** , **S1** , **S2** , **S3** , **E0** , **E1** , **E2** & **E3** are used to access the memory location.



5. FUNCTIONAL DESCRIPTION

There are two operational modes: address trigger (**NORM**) and direct trigger (**MODE**). After a new condition is selected on **NORM** / **MODE**, the power must be cycled to enable it.

5.1. ADDRESS TRIGGER (**NORM**) OPERATION

The start address bits (**S0**, **S1**, **S2** & **S3**) and end address bits (**E0**, **E1**, **E2** & **E3**) are used to access the memory location and they can divide the memory into a maximum of 16 slots. As an example of I14B20, they are defined as follows:

S3 (E3)	S2 (E2)	S1 (E1)	S0 (E0)	Row #	14B20 Duration [s]
0	0	0	0	0	0
0	0	0	1	8	1.25
0	0	1	0	16	2.50
0	0	1	1	24	3.75
0	1	0	0	32	5.00
0	1	0	1	40	6.25
0	1	1	0	48	7.50
0	1	1	1	56	8.75
1	0	0	0	64	10.00
1	0	0	1	72	11.25
1	0	1	0	80	12.50
1	0	1	1	88	13.75
1	1	0	0	96	15.00
1	1	0	1	104	16.25
1	1	1	0	112	17.50
1	1	1	1	120	18.75

5.1.1. Record (**REC**) Operation

- Low active input, level-hold for level-trigger or falling edge for edge-trigger with debounce required.
- For 8kHz sampling frequency, if **REC** is held at Low for a period equal to 1 sec or more, then level recording is activated. However, if **REC** is pulsed Low for less than 1 sec, then edge-trigger recording is initiated.
- For 6.4kHz sampling frequency, if **REC** is held at Low for a period equal to 1.25 sec or more, then level recording is activated. However, if **REC** is pulsed Low for less than 1.25 sec, then edge-trigger recording is initiated.
- Recording begins from the start address to end address and **LED** is on.
- Recording ceases whenever **REC** returns to High in level-hold mode or a subsequent lower going pulse appears while in edge-trigger mode or when end address is reached. Then an EOM marker is written at the end of message. And **LED** is off.
- Then the device will automatically power down.
- This pin has an internal pull-up device.
- Once **REC** is active, input on **FT**, **NORM** / **MODE**, **S0**, **S1**, **S2**, **S3**, **E0**, **E1**, **E2** or **E3** is illegal.



Fig. 1: Record-Level ($\overline{\text{REC}}$) function till end address




Fig. 2: Record-Level ($\overline{\text{REC}}$) function with start and stop actions





Fig. 3: Record-Edge ($\overline{\text{REC}}$) function with on-off






5.1.2. Edge-triggered Playback ($\overline{\text{PlayE}}$) Operation

- Low active input, edge-trigger, toggle on-off, debounce required.
- Playback begins from the start address to end address or EOM, whichever is occurred first.
- At the end of message, $\overline{\text{LED}}$ pulses Low momentarily.
- Then device will automatically power down.
- During playback, a subsequent trigger terminates the playback operation. If EOM marker is not encountered, then $\overline{\text{LED}}$ will not pulses Low momentarily.
- This pin has an internal pull-up device.
- Once $\overline{\text{PlayE}}$ is active, input on $\overline{\text{PlayL}}$, $\overline{\text{REC}}$, $\overline{\text{FT}}$, $\overline{\text{NORM/MODE}}$, S0 , S1 , S2 , S3 , E0 , E1 , E2 or E3 is banned.


Fig. 4 : Playback–Edge ($\overline{\text{PlayE}}$) function



5.1.3. Level- triggered Playback ($\overline{\text{PlayL}}$) Operation


- Low active input, Level-hold, debounce required.
- Once active, playback begins from the start address and stops whenever $\overline{\text{PlayL}}$ returns to High. When an EOM is encountered, $\overline{\text{LED}}$ pulses Low momentarily.
- Then device will automatically power down.
- This pin has an internal pull-up device.
- Once $\overline{\text{PlayL}}$ is active, input on $\overline{\text{PlayE}}$, $\overline{\text{REC}}$, $\overline{\text{FT}}$, $\overline{\text{NORM/MODE}}$, S0 , S1 , S2 , S3 , E0 , E1 , E2 or E3 is prohibited.

Fig. 5: Playback–Level ($\overline{\text{PlayL}}$) function



- However, holding $\overline{\text{PlayL}}$ Low constantly will perform looping playback function, without power down, from start address to end address.


Fig. 6: Looping playback function via $\overline{\text{PlayL}}$



5.1.4. Playback (Supersedes Record) Operation

- Playback takes precedence over the Recording operation.
- If either $\overline{\text{PlayE}}$ or $\overline{\text{PlayL}}$ is activated during a recording cycle, the recording immediately ceases with an EOM marker attached, and without power down, playback of the just-recorded message performs accordingly. Then device powers down.

Fig. 7: An example of Playback supersedes Record



5.1.5. XCLK Feature

- When precision sampling frequency is required, external clock mode can be activated by setting \overline{XCLK} to Low. Under such condition, the resistor at Rosc pin must be removed and the external clock signal must be applied to the Rosc pin. These conditions must be satisfied prior to any operations.
- However, when internal clock is used, \overline{XCLK} must be linked to High.
- The external clock frequencies required for various sampling frequencies are listed in below table.

Sampling Freq [kHz]	12	8	6.4	5.3	4
\overline{XCLK} [MHz]	3.072	2.048	1.638	1.356	1.024

5.2. DIRECT TRIGGER (\overline{MODE}) OPERATION

- The direct trigger is selected by the \overline{MODE} pin. Once chosen, the supply voltage must be reset to allow the device to construct itself to the appropriate configuration by re-defining the function on the related control pins. Also, the mode change is only allowed while the device is in power down state and inhibited during an operation is in progress.
- Once direct trigger is activated, **FMC1**, **FMC2** & **FMC3** are utilized to select various (1 to 8) fixed message configurations ^[1]. Pending upon the arrangement on **FMC1**, **FMC2** & **FMC3**, each divided message has approximate equal length of duration, which is related to the number of rows assigned as in below table.
- The record or playback operation is pre-defined by the $\overline{R/P}$ pin. Setting this pin to Low allows record operation while setting it to High enables playback operation.
- Each message can be randomly accessed via its message control pin ($\overline{M1} \sim \overline{M8}$) and the desired operations are facilitated accordingly. Non-configured pins are automatically disabled and must be floated.

Notes: ^[1]: Number of fixed message arrangement with respect to **FMC1**, **FMC2** & **FMC3**.

FMC3	FMC2	FMC1	# of fixed messages ^[1]
0	0	0	1
0	0	1	2
0	1	0	3



0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

^[2] : Number of memory **row arrangement** with respect to different number of fixed messages for ISD14B20 (128 Rows). The non-configured Message control pins (Mx) will be disabled.

# of Msg	M1	M2	M3	M4	M5	M6	M7	M8
1	128							
2	64	64						
3	44	42	42					
4	32	32	32	32				
5	26	26	26	26	24			
6	23	21	21	21	21	21		
7	20	18	18	18	18	18	18	
8	16	16	16	16	16	16	16	16

^[3] : The **durations** for various fixed message configurations on I14B20 device at 8 kHz sampling frequency are shown in below table.

# of Msg	M1	M2	M3	M4	M5	M6	M7	M8
1	20							
2	10	10						
3	6.875	6.563	6.563					
4	5.0	5.0	5.0	5.0				
5	4.063	4.063	4.063	4.063	3.750			
6	3.594	3.281	3.281	3.281	3.281	3.281		
7	3.125	2.813	2.813	2.813	2.813	2.813	2.813	
8	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5



Example of four Fixed-Message Configuration:

Fig. 8: Record Operation under FMC mode





Fig. 9: Playback Operation under FMC mode



5.3. OTHER OPERATIONS

5.3.1. Rosc Operation

- When the R_{OSC} varies from 53.3 K Ω to 160 K Ω , the sampling frequency changes from 12 to 4 kHz accordingly.



- When R_{OSC} resistor value is changed during playback, the tone of a recorded message will alter either faster or slower.
- If the ground side of R_{OSC} resistor is floated or tied to V_{CC} , then the current operation will be freezed.
- The operation will resume when the resistor is connected back to ground.

5.3.2. \overline{LED} Operation

- \overline{LED} turns on during recording. Also, \overline{LED} pulses Low at the end of message. The Low period must be sufficiently greater than debounce time.

5.3.3. Feed-Through mode Operation

- As \overline{FT} is held Low, the Mic+ pin will be reconfigured as AnIn input then the AnIn signal will be transmitted to the speaker outputs. Under this mode, Mic- pin is not used (must be floated).
- After \overline{FT} is enabled, If \overline{REC} is triggered, then AnIn signal will be recorded into memory while the Feed-Through path remains on.
- If \overline{FT} is already enabled, activating either \overline{PlayE} or \overline{PlayL} will first disable the FT path then play the recorded message. Once playback completes, FT path will be resumed.
- During an operation, activating the \overline{FT} pin is not allowed.

5.3.4. Power-On Playback Operation

- If \overline{PlayE} is kept at Low during power turns on, the device plays message once, then powers down.
- If \overline{PlayL} is held at Low during power turns on and constantly maintained at Low, the device will play the message repeatedly, with insignificant dead time between messages regardless of sampling frequencies. This status will sustain unless power is turned off or \overline{PlayL} somehow returns to High.

5.3.5. Automatic Single Message Playback

- If \overline{LED} is connected to \overline{PlayE} , once \overline{PlayE} is triggered, then the device plays message repeatedly without power down between the looping playback. However, if \overline{PlayE} is triggered again during playback, then playback will stop.

5.3.6. Power is interrupted Abruptly

- During the device is in operation, it is strongly recommended that the supply power cannot be interrupted. Otherwise, it may cause the device to become malfunctioning.



6. ABSOLUTE MAXIMUM RATINGS ^[1]

ABSOLUTE MAXIMUM RATINGS

CONDITION	VALUE
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pins	(V _{SS} - 0.3V) to (V _{CC} + 0.3V)
Voltage applied to Input pins (current limited to +/-20 mA)	(V _{SS} - 1.0V) to (V _{CC} + 1.0V)
Voltage applied to output pins (current limited to +/-20 mA)	(V _{SS} - 1.0V) to (V _{CC} + 1.0V)
V _{CC} - V _{SS}	-0.3V to +7.0V

^[1] Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

6.1 OPERATING CONDITIONS

OPERATING CONDITIONS

CONDITION	VALUE
Operating temperature range	0°C to +50°C
Operating voltage (V _{CC}) ^[1]	+2.4V to +5.5V
Ground voltage (V _{SS}) ^[2]	0V

^[1] V_{CC} = V_{CCA} = V_{CCD}

^[2] V_{SS} = V_{SSA} = V_{SSD}



7. ELECTRICAL CHARACTERISTICS

7.1. DC PARAMETERS

PARAMETER	SYMBOL	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
Input Low Voltage	V _{IL}			0.3xV _{CC}	V	
Input High Voltage	V _{IH}	0.7xV _{CC}			V	
Output Low Voltage	V _{OL}			0.3xV _{CC}	V	I _{OL} = 4.0 mA ^[3]
Output High Voltage	V _{OH}	0.7xV _{CC}			V	I _{OH} = -1.6 mA ^[3]
Standby Current	I _{STBY}		1	10	μA	^[4] ^[5]
Record Current	I _{REC}		20	30	mA	V _{CC} = 5.5V ^[4] ^[5]
Playback Current	I _{PLAY}		20	30	mA	V _{CC} = 5.5V, no load ^[4] ^[5]
Pull-up device for $\overline{\text{REC}}$, $\overline{\text{PlayE}}$, $\overline{\text{PlayL}}$, $\overline{\text{FT}}$ & $\overline{\text{M1}} \sim \overline{\text{M8}}$ pins	R _{PU1}		600		kΩ	
MIC+ Input Resistance	R _{MICP}		18		KΩ	
MIC- Input Resistance	R _{MICN}		18		KΩ	
Analn Input Resistance	R _{ANAIN}		42		KΩ	
MIC Differential Input	V _{IN1}	15		300	mV	Peak-to-peak
Analn Input	V _{IN2}			1	V	Peak-to-peak
Gain from MIC to SP+/-	A _{MSP}		6~40		dB	V _{IN} = 15~300 mVp-p, AGC = 4.7 μF, V _{CC} = 2.4V~5.5V
Output Load Impedance	R _{SPK}	8			Ω	Speaker load
Speaker Output Power	P _{out}		313		mW	V _{DD} = 4.4 V 1Vp-p, 1 kHz sine wave at Analn. R _{SPK} = 8 Ω
Speaker Output Voltage	V _{OUT1}		V _{DD}		V	R _{SPK} = 8Ω Speaker, Typical buzzer

Notes: ^[1] Typical values @ V_{CC} = 5.5V, T_A = 25° and sampling frequency (Fs) at 8 kHz, unless stated.

^[2] Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Winbond via design, electrical testing and/or characterization.

^[3] LED output during recording.

^[4] V_{CCA}, V_{CCD} and V_{CCP} are connected together. Also, V_{SSA}, V_{SSD}, V_{SSP1} and V_{SSP2} are linked together.

^[5] All required control pins must be at appropriate status. External components are biased under a separated power supply.



7.2. AC PARAMETERS

CHARACTERISTIC ^[1]	SYMBOL	MIN ^[2]	TYP	MAX ^[2]	UNIT	CONDITIONS
Sampling Frequency	F _S	4		12	kHz	^[3]
Record Duration	T _{REC}	10.6		32	sec	^[3]
Playback Duration	T _{PLAY}	10.6		32	sec	^[3]
Debounce Time	T _{Deb}	225k/F s			msec	^[3] ^[4]
Address Setup Time	T _{ASet}	30			nsec	
Address Hold Time	T _{AHold}	225k/F s			msec	^[3] ^[4]
FMC Setup Time	T _{FSet}	30			nsec	
Record Settle Time	T _{Settle1}		32k/F _S		msec	^[3] ^[4]
Play Settle Time	T _{Settle2}		256k/F s		msec	^[3] ^[4]
Delay from Record to Play	T _{Settle3}		128k/F s		msec	^[3] ^[4]
Record Stop Time	T _{Stop1}	30			nsec	
LED Pulse Low Time	T _{EOM}		256k/F s		msec	^[3] ^[4]

Notes:

- ^[1] Conditions are V_{CC} = 5.5V, T_A = 25°C and sampling frequency (F_S) at 8kHz, unless specified.
- ^[2] Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Winbond via design, electrical testing and/or characterization.
- ^[3] When different F_S is applied, the value will change accordingly. Also, stability of internal oscillator may vary as much as ±10% over the operating temperature and voltage ranges.
- ^[4] k = 1000.

8.



8. TYPICAL APPLICATION CIRCUIT

The following typical application examples on ISD14B20 series are for references only. They make no representation or warranty that such applications shall be suitable for the use specified. It's customer's obligation to verify the design in its own system for the functionalities, voice quality, current consumption, and etc.


In addition, the below notes apply to the following application examples:

- * The suggested values are for references only. Depending on system requirements, they can be adjusted for functionalities, voice quality and degree of performance.

It is important to have a separate path for each ground and power back to the related terminals to minimize the noise. Besides, the power supplies should be decoupled as close to the device as possible.


Also, it is crucial to follow good audio design practices in layout and power supply decoupling. See recommendations in Application Notes from our websites.

Example #1: Operations via start and end addresses under address trigger mode (**NORM**)





Example #2: Fixed Message Configuration Operations under direct trigger mode ($\overline{\text{MODE}}$)



Good Audio Design Practices

Winbond's ChipCorder are very high-quality single-chip voice recording and playback devices. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling are followed. See Application Information links below for details.

Good Audio Design Practices

http://www.winbond-usa.com/products/isd_products/chipcorder/applicationinfo/apin11.pdf

Single-Chip Board Layout Diagrams


http://www.winbond-usa.com/products/isd_products/chipcorder/applicationinfo/apin12.pdf

It is strongly recommended that before any design or layout project starts, the designer should contact Winbond Sales Rep for the most update technical information and layout advice.



9. PACKAGING

9.1 DIE INFORMATION




Contact Winbond Sales Representatives for other information.



10. ORDERING INFORMATION

Product Number Descriptor Key



When ordering ISD14B20 devices, please refer to the above ordering scheme. Contact the local Winbond Sales Representatives for any questions and the availability.

For the latest product information, please contact the Winbond Sales/Rep or access Winbond's worldwide web site at <http://www.winbond-usa.com>



11. VERSION HISTORY

VERSION	DATE	DESCRIPTION
0	Oct 9, 2007	Initial revision



Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

The contents of this document are provided "AS IS", and Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Winbond be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Winbond has been advised of the possibility of such damages.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Winbond makes no representation or warranty that such applications shall be suitable for the use specified.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Winbond Reliability Report, and are neither warranted nor guaranteed by Winbond. This product incorporates SuperFlash®.

Information contained in this ISD® ChipCorder® datasheet supersedes all data for the ISD ChipCorder products published by ISD® prior to August, 1998.

This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD® ChipCorder® product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice.

Copyright® 2005, Winbond Electronics Corporation. All rights reserved. ChipCorder® and ISD® are trademarks of Winbond Electronics Corporation. SuperFlash® is the trademark of Silicon Storage Technology, Inc. All other trademarks are properties of their respective owners.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.