

n FEATURES

Y Wide V_{CC} low operation voltage :

C-grade : 1.8V ~ 3.6V

I-grade : 1.9V ~ 3.6V

Y Ultra low power consumption :

V_{CC} = 2.0V Operation current : 12mA (Max.) at 100ns
1mA (Max.) at 1MHz

Standby current : 0.1uA (Typ.) at 25°C

V_{CC} = 3.0V Operation current : 15mA (Max.) at 100ns
2mA (Max.) at 1MHz

Standby current : 0.25uA (Typ.) at 25°C

Y High speed access time :

-10 100ns (Max.)

Y Automatic power down when chip is deselected

Y Easy expansion with CE and OE options

Y I/O Configuration x8/x16 selectable by LB and UB pin.

Y Three state outputs and TTL compatible



Y Fully static operation

Y Data retention supply voltage as low as 1.5V

n POWER CONSUMPTION

PRODUCT FAMILY	OPERATING TEMPERATURE	POWER DISSIPATION						PKG TYPE	
		STANDBY (I _{CCSB1} , Max)		Operating (I _{CC} , Max)					
		V _{CC} =3.0V	V _{CC} =2.0V	V _{CC} =3.0V		V _{CC} =2.0V			
BS616UV4016DC	Commercial +0°C to +70°C	2.0uA	1.0uA	1MHz	f _{Max.}	1MHz	f _{Max.}	DICE	
BS616UV4016AC				1.5mA	13mA	0.8mA	10mA	BGA-48-0608	
BS616UV4016EC	Industrial -40°C to +85°C	4.0uA	2.0uA	2.0mA	15mA	1.0mA	12mA	TSOP II-44	
BS616UV4016AI				2.0mA	15mA	1.0mA	12mA	BGA-48-0608	
BS616UV4016EI				2.0mA	15mA	1.0mA	12mA	TSOP II-44	

n PIN CONFIGURATIONS



48-ball BGA top view

n DESCRIPTION

The BS616UV4016 is a high performance, ultra low power CMOS Static Random Access Memory organized as 262,144 by 16 bits and operates from a wide range of 1.8V to 3.6V supply voltage.


Advanced CMOS technology and circuit techniques provide both high speed and low power features with typical CMOS standby current of 0.1uA at 2.0V/25°C and maximum access time of 100ns at 85°C.

Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state output drivers.

The BS616UV4016 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616UV4016 is available in DICE form, JEDEC standard 44-pin TSOP II and 48-ball BGA package.

n BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.

n PIN DESCRIPTIONS

Name	Function
A0-A17 Address Input	These 18 address inputs select one of the 262,144 x 16-bit in the RAM
CE Chip Enable Input	CE is active LOW. Chip enable must be active when data read from or write to the device. If chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when OE is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0-DQ15 Data Input/Output Ports	There 16 bi-directional ports are used to read data from or write data into the RAM.
V_{cc}	Power Supply
V_{ss}	Ground

n TRUTH TABLE

MODE	CE	WE	OE	LB	UB	IO0~IO7	IO8~IO15	V _{cc} CURRENT
Chip De-selected (Power Down)	H	X	X	X	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
	X	X	X	H	H	High Z	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	H	H	L	X	High Z	High Z	I _{CC}
	L	H	H	X	L	High Z	High Z	I _{CC}
Read	L	H	L	L	L	D _{OUT}	D _{OUT}	I _{CC}
				H	L	High Z	D _{OUT}	I _{CC}
				L	H	D _{OUT}	High Z	I _{CC}
Write	L	L	X	L	L	D _{IN}	D _{IN}	I _{CC}
				H	L	X	D _{IN}	I _{CC}
				L	H	D _{IN}	X	I _{CC}

NOTES: H means V_{IH}; L means V_{IL}; X means don't care (Must be V_{IH} or V_{IL} state)


n DATA RETENTION CHARACTERISTICS ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V_{DR}	V_{CC} for Data Retention	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	1.5	--	--	V
$I_{CCDR}^{(3)}$	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	--	0.1	1.5	uA
t_{CDR}	Chip Deselect to Data Retention Time		0	--	--	ns
t_R	Operation Recovery Time	See Retention Waveform	$t_{RC}^{(2)}$	--	--	ns


1. $V_{CC}=1.5V$, $T_A=25^\circ\text{C}$ and not 100% tested.

2. t_R = Read Cycle Time.

3. $I_{CCDR}^{(\text{Max.})}$ is 1.0uA at $T_A=70^\circ\text{C}$.

n LOW V_{CC} DATA RETENTION WAVEFORM (\overline{CE} Controlled)

**n AC TEST CONDITIONS
(Test Load and Input/Output Reference)**

Input Pulse Levels		V_{CC} / 0V
Input Rise and Fall Times		1V/ns
Input and Output Timing Reference Level		0.5 V_{CC}
Output Load	t_{CLZ} , t_{OLZ} , t_{CHZ} , t_{OHZ} , t_{WHZ}	$C_L = 5pF + 1TTL$
	Others	$C_L = 30pF + 1TTL$



1. Including jig and scope capacitance.

n KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
____	MUST BE STEADY	MUST BE STEADY
\\	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
/	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
XX	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
==	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)
READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 100ns ($V_{CC}=1.9\sim3.6V$)			UNITS
			MIN.	TYP.	MAX.	
t_{AVAX}	t_{RC}	Read Cycle Time	100	--	--	ns
t_{AVQX}	t_{AA}	Address Access Time	--	--	100	ns
t_{ELQV}	t_{ACS}	Chip Select Access Time (\overline{CE})	--	--	100	ns
t_{BLQV}	t_{BA}	Data Byte Control Access Time ($\overline{LB}, \overline{UB}$)	--	--	100	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid	--	--	50	ns
t_{ELQX}	t_{CLZ}	Chip Select to Output Low Z (\overline{CE})	15	--	--	ns
t_{BLQX}	t_{BE}	Data Byte Control to Output Low Z ($\overline{LB}, \overline{UB}$)	15	--	--	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output Low Z	15	--	--	ns
t_{EHQZ}	t_{CHZ}	Chip Select to Output High Z (\overline{CE})	--	--	40	ns
t_{BHQZ}	t_{BDO}	Data Byte Control to Output High Z ($\overline{LB}, \overline{UB}$)	--	--	40	ns
t_{GHQZ}	t_{OHZ}	Output Enable to Output High Z	--	--	40	ns
t_{AVQX}	t_{OH}	Data Hold from Address Change	15	--	--	ns

n SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE 1 ^(1,2,4)



READ CYCLE 2 ^(1,3,4)



READ CYCLE 3 ^(1, 4)





NOTES:

1. WE is high in read Cycle.
2. Device is continuously selected when $\overline{CE} = V_{IL}$.
3. Address valid prior to or coincident with CE transition low.
4. $OE = V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$.
The parameter is guaranteed but not 100% tested.

n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)
WRITE CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 100ns ($V_{CC}=1.9\sim 3.6V$)			UNITS
			MIN.	TYP.	MAX.	
t_{AVAX}	t_{WC}	Write Cycle Time	100	--	--	ns
t_{AVWL}	t_{AS}	Address Set up Time	0	--	--	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	100	--	--	ns
t_{ELWH}	t_{CW}	Chip Select to End of Write (\overline{CE})	100	--	--	ns
t_{BLWH}	t_{BW}	Data Byte Control to End of Write (\overline{LB} , \overline{UB})	100	--	--	ns
t_{WLWH}	t_{WP}	Write Pulse Width	50	--	--	ns
t_{WHAX}	t_{WR}	Write Recovery Time (\overline{CE} , \overline{WE})	0	--	--	ns
t_{WLQZ}	t_{WHZ}	Write to Output High Z	--	--	40	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	40	--	--	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	--	--	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	--	--	40	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	10	--	--	ns

n SWITCHING WAVEFORMS (WRITE CYCLE)
WRITE CYCLE 1 ⁽¹⁾


WRITE CYCLE 2^(1,6)

NOTES:

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. t_{WR} is measured from the earlier of CE or WE going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low (OE = V_{IL}).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500\text{mV}$ from steady state with C_L = 5pF.
The parameter is guaranteed but not 100% tested.
11. t_{CEW} is measured from the later of CE going low to the end of write.
12. The change of Read/Write cycle must accompany with CE or address toggled.


n ORDERING INFORMATION



Note:


BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

n PACKAGE DIMENSIONS




UNIT SYMBOL	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.012 ~ 0.018	0.30 ~ 0.45
b1	0.012 ~ 0.016	0.30 ~ 0.40
c	0.005 ~ 0.008	0.12 ~ 0.21
c1	0.005 ~ 0.006	0.12 ~ 0.16
D	0.725± 0.004	18.41± 0.10
E	0.400± 0.004	10.16± 0.10
E1	0.463± 0.008	11.76± 0.20
e	0.0315± 0.004	0.80± 0.10
L	0.0197± 0.004	0.50± 0.10
L1	0.0315± 0.004	0.80± 0.10
y	0.004 Max.	0.1 Max.
θ	0° ~ 8°	0° ~ 8°


TSOP II-44

n PACKAGE DIMENSIONS (continued)

NOTES

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.



BALL PITCH $e = 0.75$				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75



VIEW A

48 mini-BGA (6 x 8mm)

n Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
1.5	Add Icc1 characteristic parameter	Jan. 13, 2006	
1.6	Change I-grade operation temperature range - from -25°C to -40°C	May. 25, 2006	