

MSP430FE42x Device Erratasheet Current Version

Device	Revision	CPU4	ESP1	ESP2	ESP3	FLL3	SD1	SD2	TA12	TA16	US15	WDG2
MSP430FE425	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FE426	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FE427	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Note: See Appendix for prior revisions

Package Markings

PM64: LQFP(PM) 64-pin



YM = Year and Month Date Code LLLL = LOT Trace Code S = Assembly Site Code # = DIE Revision

o = PIN 1

Detailed Bug Description

CPU4 - Bug description

Module: CPU, Function: PUSH #4, PUSH #8

The single operand instruction PUSH cannot use the internal constants (CG) 4 and 8. The other internal constants (0, 1, 2, -1) can be used. The number of clock cycles is different: PUSH #CG uses address mode 00, requiring 3 cycles, 1 word instruction PUSH #4/#8 uses address mode 11, requiring 5 cycles, 2 word instruction

Workaround implemented in assembler. No fix planned.

ESP1 ESP1 - Bug description

Module: ESP430CE1, Function: Suspending the ESP430CE1

Suspending the ESP430 may create an invalid interrupt, which can lead to a reset-like behavior of the module.

Workaround:

Set the bit 0x08 together with the ESPSUSP bit:

bis.w #08h+ESPSUSP, &ESPCTL

This bit needs to be cleared when the suspend mode is exited, too.

bic.w #08h+ESPSUSP, &ESPCTL

NOTE:

- After suspending the ESP430CE1 it can take up to 9 MCLK clock cycles before the CPU can access the SD16 registers.
- An interrupt service routine for the SD16 is required.



ESP2 - Bug description

Module: ESP430CE1, Function: Negative energy flag operation

The NEGENFG negative energy flag treatment inside the ESP430 module is executed after each mains cycle and is set according to the energy accumulated during this period. Therefore, the flag is set under two conditions:

- If during at least one mains cycle period over the last second the accumulated energy in the ACTENSPER register was negative
- If the accumulated energy in the ACTENERGY register is negative

Workaround:

If the indication of the negative energy status is required by the application it can be done with following sequence in CPU software.

- 1) Set negative energy bits: NE0 = 0, NE1 = 1 (negative energy is summed)
- 2) Perform the required steps manually in software after new energy samples are available from the ESP430CE1:
 - Check if the energy is negative and set the negative energy flag
 - Correct the energy to positive values, if required



ESP3 - Bug description

Module: ESP430CE1, Function: Temperature measurement in Tamper mode could modify SD16 settings.

Unintended modification of the SD16 registers by the ESP can occur during temperature measurement when operating in Tamper mode. The following simultaneous events can trigger this:

- 1. Meter is running in Tamper mode (measuring on both I1 and I2 current channels).
- Temperature measurement is requested.
- 3. I2GTI1FG in register ESP430_STAT0 changes state from logic 0 to 1 or logic 1 to 0 during the temperature measurement.

Workaround:

Synchronize the request for temperature measurement with the ENRDYFG or ENRDYME. Request for temperature measurement after the flag ENRDYFG = 1, or when ENRDYME is set to 1. This ensures enough time for the temperature measurement before I2GTI1FG changes state.

FLL3 - Bug description

Module: FLL+, Function: FLLDx = 11 for /8 may generate an unstable MCLK frequency

When setting the FLL to higher frequencies using FLLDx = 11 (/8), the output frequency of the FLL may have a larger frequency variation (e.g., averaged over 2 seconds), as well as a lower average output frequency than expected when compared to the other FLLDx bit settings.

Workaround:

None

SD1 - Bug description

Module: SD16, Function: Reduced SINAD performance if SD16 clock source is greater than 6 MHz

If the frequency of the SD16 input clock source is greater than 6 MHz, the performance of the SD16 may be degraded due to noise influencing the analog measurements under reduced SINAD.

Workaround:

Writing 0x48 to memory location 0xBF configures the SD16 for optimized performance at input clock frequencies greater than 6 MHz.

Include the following code

(unsigned char) 0xBF=0x48; // Write value 0x48 to memory address 0xBF



SD2 - Bug description

Module: SD16, Function: Internal short measurement can be influenced by external Ax.0 analog voltages

Applying a common-mode voltage other than VSS or a differential voltage to the analog inputs of the SD16 may influence the measurement accuracy when converting the internal short channel (A7). The error under these conditions is proportional to the common mode or differential voltage and is typically 150+ LSBs.

Workaround:

Avoid applying common mode voltages other than VSS, or a differential input voltage during the measurement of the internal short channel.

TA12 - Bug description

Module: Timer_A, Function: Interrupt is lost (slow ACLK)

Timer_A counter is running with slow clock (external TACLK or ACLK) compared to MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by 1 with the occurring compare interrupt (if TAR = CCRx).

Due to the fast MCLK, the CCRx register increment (CCRx = CCRx + 1) happens before the Timer_A counter has incremented again. Therefore, the next compare interrupt should happen at once with the next Timer_A counter increment (if TAR = CCRx + 1). This interrupt gets lost.

Workaround:

Switch capture/compare mode to capture mode before the CCRx register increment. Switch back to compare mode afterwards.

TA16 - Bug description

Module: Timer_A, Function: First increment of TAR erroneous when IDx > 00

The first increment of TAR after any timer clear event (POR/TACLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK, or TACLK). This is independent of the clock input divider settings (ID0, ID1). All following TAR increments are performed correctly with the selected IDx settings.

Workaround:

None

US15 - Bug description

Module: USART0, USART1, Function: UART receive with two stop bits

USART hardware does not detect a missing second stop bit when SPB = 1. The Framing Error flag (FE) will not be set under this condition, and erroneous data reception may occur.

Workaround:

None (Configure USART for a single stop bit, SPB = 0)



WDG2 WDG2 - Bug description

If a key violation is caused by incorrectly accessing a flash control register, the watchdog interrupt flag is set in addition to a correctly generated PUC.

Workaround:

None



Appendix: Prior Versions

Device	Revision	CPU4	ESP1	ESP2	ESP3	FLL3	SD1	SD2	TA12	TA16	US15	WDG2
MSP430FE425	G	✓	√	✓	✓	✓						
	ΙE	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FE426	G	✓	✓	✓	✓	✓	✓	>	✓	>	✓	>
WISF 430FE420	Е	✓	√	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FE427	G	✓	√	✓	✓	✓	✓	✓	✓	✓	✓	✓
	Ε	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated