### **STL60N10F7**



# N-channel 100 V, 0.013 Ω typ., 12 A, STripFET<sup>TM</sup> VII DeepGATE<sup>TM</sup> Power MOSFET in a PowerFLAT<sup>TM</sup> 5x6 package

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>TOT</sub>
STL60N10F7	100 V	$0.0165~\Omega$	12 A	5 W

- Ultra low on-resistance
- 100% avalanche tested

#### **Applications**

· Switching applications

#### **Description**

This device is an N-channel Power MOSFET developed using the 7<sup>th</sup> generation of STripFET<sup>TM</sup> DeepGATE<sup>TM</sup> technology, with a new gate structure. The resulting Power MOSFET exhibits the lowest  $R_{DS(on)}$  in all packages.

**Table 1. Device summary** 

Order code	Marking	Package	Packaging
STL60N10F7	60N10F7	PowerFLAT™ 5x6	Tape and reel

Contents STL60N10F7

## **Contents**

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package mechanical data	7
5	Packaging mechanical data1	11
6	Revision history 1	13

STL60N10F7 Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	100	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	60	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	40	Α
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	12	Α
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>pcb</sub> =100 °C	9	Α
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	48	Α
P <sub>TOT</sub> (1)	Total dissipation at T <sub>c</sub> = 25 °C	72	W
P <sub>TOT</sub> (2)	Total dissipation at T <sub>pcb</sub> = 25 °C	5	W
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 175	°C

- 1. This value is rated according to R<sub>thi-c.</sub>
- 2. This value is rated according to R<sub>thj-pcb.</sub>
- 3. Pulse width limited by safe operating area.

**Table 3. Thermal resistance** 

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	31	°C/W
R <sub>thj-c</sub>	Thermal resistance junction-case	2.08	°C/W

1. When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec

Electrical characteristics STL60N10F7

## 2 Electrical characteristics

(T<sub>CASE</sub>=25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage (V <sub>GS</sub> = 0)	I <sub>D</sub> = 250 μA	100	-		V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 100 V V <sub>DS</sub> = 100 V; T <sub>C</sub> =125 °C		-	1 100	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V		-	±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5	3.5	4.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		0.013	0.0165	Ω

#### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1650	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> =50 V, f=1 MHz,	-	360	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> =0	-	25	-	pF
Qg	Total gate charge	V <sub>DD</sub> =50 V, I <sub>D</sub> = 12 A	-	25	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> =10 V	-	5.1	-	nC
Q <sub>gd</sub>	Gate-drain charge	Figure 3	-	12.2	-	nC

#### Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ =50 V, $I_{D}$ = 6 A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ = 10 V	-	15.2	-	ns
t <sub>r</sub>	Rise time		-	16.8	-	ns
t <sub>d(off)</sub>	Turn-off delay time	Figure 2	-	24	-	ns
t <sub>f</sub>	Fall time		-	8	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current		-		12	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		48	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> =0	-		1.1	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A,	-	44.8		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 100 A/µs,	-	51.5		nC
I <sub>RRM</sub>	Reverse recovery current	V <sub>DD</sub> =50 V, T <sub>j</sub> =150 °C	1	2.3		Α

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: pulse duration=300  $\mu$ s, duty cycle 1.5%

Test circuits STL60N10F7

### 3 Test circuits

Figure 2. Switching times test circuit for resistive load

Figure 3. Gate charge test circuit




Figure 4. Test circuit for inductive load switching and diode recovery times

Figure 5. Unclamped inductive load test circuit





Figure 6. Unclamped inductive waveform

Figure 7. Switching time waveform



# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.



Table 8. PowerFLAT 5x6 type S-R mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
E	5.95	6.15	6.35
D2	4.11		4.31
E2	3.50		3.70
е		1.27	
L	0.60		0.80
K	1.275		1.575




Figure 8. PowerFLAT™ 5x6 type S-R drawing




Figure 9. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)


DocID024453 Rev 2

#### Packaging mechanical data 5

P<sub>0</sub> 4.0±0.1 (II) T (0.30±0.05) E<sub>1</sub> -- 1.75±0.1 Do Ø1.55±0.05 F(5.50±0.1)(III) P1(8.00±0.1) Ko (1.20±0.1) SECTION Y-Y (I) Measured from centerline of sprocket hole to centerline of pocket. Base and bulk quantity 3000 pcs (II) Cumulative tolerance of 10 sprocket holes is  $\pm\ 0.20$  .

Figure 10. PowerFLAT™ 5x6 tape<sup>(a)</sup>

Figure 11. PowerFLAT™ 5x6 package orientation in carrier tape.



(III) Measured from centerline of sprocket hole to centerline of pocket.

8234350\_Tape\_rev\_C

a. All dimensions are in millimeters.




Figure 12. PowerFLAT™ 5x6 reel

STL60N10F7 Revision history

# 6 Revision history

**Table 9. Document revision history** 

Date	Revision	Changes
29-Mar-2013	1	First release.
23-May-2013	2	<ul> <li>Document status promoted from target data to production data</li> <li>Modified: V<sub>GS(th)</sub> values in <i>Table 4</i></li> </ul>

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING. ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

14/14 DocID024453 Rev 2

