16-bit Proprietary Microcontroller

F²MC-16FX MB96620 Series

MB96F622R/A, MB96F623R/A, MB96F625R/A

DESCRIPTION

MB96620 series is based on FUJITSU's advanced $F^2MC-16FX$ architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established $F^2MC-16LX$ family thus allowing for easy migration of $F^2MC-16LX$ Software to the new $F^2MC-16FX$ products. $F^2MC-16FX$ product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



FEATURES

- Technology
 - 0.18µm CMOS
- CPU
 - F²MC-16FX CPU
 - Optimized instruction set for controller applications
 - (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers) • 8-byte instruction execution queue
 - Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

• System clock

- On-chip PLL clock multiplier ($\times 1$ to $\times 8$, $\times 1$ when PLL stop)
- 4MHz to 8MHz external crystal oscillator clock
- (maximum frequency when using ceramic resonator depends on Q-factor)
- Up to 8MHz external clock for devices with fast clock input feature
- 32.768kHz subsystem quartz clock
- 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog
- Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer modes, Stop mode)

• On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

• Low voltage reset

Reset is generated when supply voltage falls below programmable reference voltage

Code Security

Protects Flash Memory content from unintended read-out

• DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1Mbps
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

• USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol to reduce interrupt load

• I²C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

• A/D converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

• Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

• Reload Timers

- 16-bit wide
- Prescaler with $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$ of peripheral clock frequency
- Event count function

• Free-Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- Prescaler with 1, $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$, $1/2^7$, $1/2^8$ of peripheral clock frequency

• Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

• Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with 16-bit I/O Timer occurs
- A pair of compare registers can be used to generate an output signal

• Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2×8 -bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture



• Quadrature Position/Revolution Counter (QPRC)

- Edge count mode, Phase count mode, Level count mode
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers with interrupt
- Detection edge of the three external event input pins AIN, BIN and ZIN is configurable
- Real Time Clock
 - Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
 - Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
 - Read/write accessible second/minute/hour registers
 - Can signal interrupts every half second/second/minute/hour/day
 - Internal clock divider and prescaler provide exact 1s clock

• External Interrupts

- Edge or Level sensitive
- Interrupt mask and pending bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

• I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- Bit-wise programmable pull-up resistor
- Built-in On Chip Debugger (OCD)
 - One-wire debug tool interface
 - Break function:
 - Hardware break: 6 points (shared with code event)
 - Software break: 4096 points
 - Event function
 - Code event: 6 points (shared with hardware break)
 - Data event: 6 points
 - Event sequencer: 2 levels + reset
 - Execution time measurement function
 - Trace function: 42 branches
 - Security function

Flash Memory

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase




■ PRODUCT LINEUP

	Features		MB96620	Remark
Product Type		Flash Memory Product		
Subclock		Subclock can be set by software		
Dual Operation Flash Memory RAM		-		
	.5KB + 32KB	4KB	MB96F622R, MB96F622A	Product Options
	.5KB + 32KB	10KB	MB96F623R, MB96F623A	R: MCU with CAN
	3.5KB + 32KB	10KB	MB96F625R, MB96F625A	A: MCU without CAN
			LQFP-64	
Package			FPT-64P-M23/M24	
DMA			2ch	
USART			3ch	LIN-USART 2/7/8
	with automatic LIN-H	Ieader	Vac (only 1ab)	LIN-USART 2
	transmisstion/reception	on	Yes (only 1ch)	LIN-USAKI Z
	with 16 byte RX- and		No	
	TX-FIFO		140	
I ² C			1ch	$I^2C 0$
8/10-bit A	/D Converter		21ch	AN 0 to 14/24/25/28 to 31
	with Data Buffer		No	
	with Range Comparat	or	Yes	
	with Scan Disable		No	
	with ADC Pulse Dete	ction	No	
16-bit Rel	oad Timer (RLT)		3ch	RLT 1/3/6
				FRT 0 to 3
16-bit Free	e-Running Timer (FRT	')	4ch	FRT 2/3 does not have
				external clock input pin
16-bit Input Capture Unit (ICU)		8ch	ICU 0/1/4 to 7/9/10	
		(2 channels for LIN-USART)	(ICU 9/10 for	
				LIN-USART)
	put Compare Unit (OC		6ch	OCU 0/1/4 to 7
	rogrammable Pulse Ge	nerator	8ch (16-bit) / 16ch (8-bit)	PPG 0/1/3/4/6/7/12/14
(PPG)				1100,119,10,1112,11
_	with Timing point cap	oture	Yes	
_	with Start delay		No	
	with Ramp		No	
Quadratur (QPRC)	e Position/Revolution	Counter	2ch	QPRC 0/1
CAN Interface		1ch	CAN 2 32 Message Buffers	
External In	nterrupts (INT)		13ch	INT 0/2 to 4/7 to 15
	cable Interrupt (NMI)		1ch	
Real Time Clock (RTC)		lch		
		50 (Dual clock mode)		
I/O Ports			52 (Single clock mode)	
Clock Calibration Unit (CAL)		1ch		
Clock Output Function		2ch		
Low Volta	*		Yes	Low Voltage Reset can be disabled by software
Hardware	Watchdog Timer		Yes	
	C-oscillator		Yes	
On-chip D			Yes	
			tion in each product cannot be allocated	

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.

BLOCK DIAGRAM



FUITSU

PIN ASSIGNMENTS (Top view) P01_1 / TOT1 / CKOTX1 / OUT1_R P02_2 / ZIN0 / PPG14 / CKOT0_R P02_0 / PPG12 / CKOT1_R P01_7 / SCK2_R / PPG7_B* P01_6 / SOT2_R / PPG6_B P01_5 / SIN2_R / INT7_R*1 P01_4 / PPG4_B P01_2 / INT11_R P01_3 P02_3 P02 Vss 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D01_0 / TIN1 / CKOT1 / OUT0_R Vcc 49 32 00_7 / INT15 С 50 31 30 P00_6 / INT14 P02_5 / BIN0 / IN1 / TTG1 / ADTG_R 51 29 D0_5 / INT13 / SIN8_R / PPG14_B*1 P04_4 / SDA0 / FRCK0*2 52 28 D00_4 / INT12 / SOT8_R / PPG12_B P04_5 / SCL0 / FRCK1*2 53 P00_3 / INT11 / SCK8_R / PPG3_B*1 P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24 54 27 26 P00_2 / INT10 / SIN7_R*1 P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25 55 25 00_1 / INT9 / SOT7_R / PPG1_B P03_2 / INT10_R / RX2*1 56 LQFP - 64 24 D00_0 / INT8 / SCK7_R / PPG0_B*1 P03_3 / TX2 57 DEBUG I/F P03_4 / OUT4 / AN28 🗍 58 23 P17_0 P03_5 / OUT5 / AN29 🗍 59 22 21 🗍 MD P03_6 / ZIN1 / OUT6 / AN30 60 P04_1 / X1A*3 P03_7 / OUT7 / AN31 61 П 20 P04_0 / X0A*3 P06_0 / AN0 / PPG0 62 19 P06_1 / AN1 / PPG1 63 Vss 18 AVcc h P04_3 / IN7 / TTG7 / TTG15 64 17 12 13 14 15 2 6 8 9 10 11 3 4 5 7 16 P05_2/AN10/SCK2*1 □ T P05_3/AN11/TIN3/WOT □ T P05_4/AN12/TOT3/INT2_R □ 05 P06_7 / AN7 / PPG7 C c P04_2 / IN6 / INT9_R / TTG6 / TTG14 P06_4 / AN4 / PPG4 AVRH [P06_5 / AN5 P06_6 / AN6 / PPG6 P05_0 / AN8 / SIN2 / INT3_R1*1 P05_1 / AN9 / SOT2 P05_5 / AN13 / INT0_R / NMI_R P05_6 / AN14 / INT4_R AVss P06_2 / AN2 P06_3 / AN3 / PPG3

(FPT-64P-M23/M24)
*1: CMOS input level only
*2: CMOS input level only for I²C
*3: Please set ROM Configuration Block (RCB) to use the subclock.
Other than those above, general-purpose pins have only Automotive input level.

FUĨĬTSU

DS704-00008-1v0-E

7

	ION DESCRIPTION		
Pin name	Feature	Description	
ADTG_R	ADC	Relocated A/D converter trigger input pin	
AINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
ANn	ADC	A/D converter channel n input pin	
AVcc	Supply	Analog circuits power supply pin	
AVRH	ADC	A/D converter high reference voltage input pin	
AVss	Supply	Analog circuits power supply pin	
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin	
CKOTn	Clock Output function	Clock Output function n output pin	
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin	
CKOTXn	Clock Output function	Clock Output function n inverted output pin	
DEBUG I/F	OCD	On Chip Debugger input/output pin	
FRCKn	Free-Running Timer	Free-Running Timer n input pin	
INn	ICU	Input Capture Unit n input pin	
INTn	External Interrupt	External Interrupt n input pin	
INTn_R	External Interrupt	Relocated External Interrupt n input pin	
INTn_R1	External Interrupt	Relocated External Interrupt n input pin	
MD	Core	Input pin for specifying the operating mode	
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input pin	
OUTn	OCU	Output Compare Unit n waveform output pin	
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin	
Pnn_m	GPIO	General purpose I/O pin	
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
RSTX	Core	Reset input pin	
RXn	CAN	CAN interface n RX input pin	
SCKn	USART	USART n serial clock input/output pin	
SCKn_R	USART	Relocated USART n serial clock input/output pin	
SCLn	I^2C	I ² C interface n clock I/O input/output pin	
SDAn	I ² C	I ² C interface n serial data I/O input/output pin	
SINn	USART	USART n serial data input pin	
SINn_R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
SOTn_R	USART	Relocated USART n serial data output pin	
TINn	Reload Timer	Reload Timer n event input pin	
TOTn	Reload Timer	Reload Timer n output pin	
TTGn	PPG	Programmable Pulse Generator n trigger input pin	
TXn	CAN	CAN interface n TX output pin	
Vcc	Supply	Power supply pin	
Vss	Supply	Power supply pin	
WOT	RTC	Real Time clock output pin	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	



Pin name Feature		Description	
X1A Clock Subclock Oscillator output pin		Subclock Oscillator output pin	
ZINn QPRC Quad		Quadrature Position/Revolution Counter Unit n input pin	

■ PIN CIRCUIT TYPE


Pin no.	I/O circuit type*	Pin name	
1	Supply	AVss	
2	G	AVRH	
3	K	P06_2 / AN2	
4	K	P06_3 / AN3 / PPG3	
5	K	P06_4 / AN4 / PPG4	
6	K	P06_5 / AN5	
7	K	P06_6 / AN6 / PPG6	
8	K	P06_7 / AN7 / PPG7	
9	Ι	P05_0 / AN8 / SIN2 / INT3_R1	
10	K	P05_1 / AN9 / SOT2	
11	I	P05_2 / AN10 / SCK2	
12	K	P05_3 / AN11 / TIN3 / WOT	
13	K	P05_4 / AN12 / TOT3 / INT2_R	
14	K	P05_5 / AN13 / INT0_R / NMI_R	
15	K	P05_6 / AN14 / INT4_R	
16	Н	P04_2 / IN6 / INT9_R / TTG6 / TTG14	
17	Н	P04_3 / IN7 / TTG7 / TTG15	
18	Supply	Vss	
19	В	P04_0 / X0A	
20	В	P04_1 / X1A	
21	C	MD	
22	Н	P17_0	
23	0	DEBUG I/F	
24	М	P00_0 / INT8 / SCK7_R / PPG0_B	
25	Н	P00_1 / INT9 / SOT7_R / PPG1_B	
26	М	P00_2 / INT10 / SIN7_R	
27	М	P00_3 / INT11 / SCK8_R / PPG3_B	
28	Н	P00_4 / INT12 / SOT8_R / PPG12_B	
29	М	P00_5 / INT13 / SIN8_R / PPG14_B	
30	Н	P00_6 / INT14	
31	Н	P00_7 / INT15	
32	Н	P01_0 / TIN1 / CKOT1 / OUT0_R	


FUĴĨTSU


Pin no.	I/O circuit type*	Pin name	
33	Н	P01_1 / TOT1 / CKOTX1 / OUT1_R	
34	Н	P01_2 / INT11_R	
35	Н	P01_3	
36	Н	P01_4 / PPG4_B	
37	М	P01_5 / SIN2_R / INT7_R	
38	Н	P01_6 / SOT2_R / PPG6_B	
39	М	P01_7 / SCK2_R / PPG7_B	
40	Н	P02_0 / PPG12 / CKOT1_R	
41	Н	P02_1	
42	Н	P02_2 / ZIN0 / PPG14 / CKOT0_R	
43	Н	P02_3	
44	Н	P02_4 / AIN0 / IN0 / TTG0	
45	С	RSTX	
46	А	X1	
47	A	X0	
48	Supply	Vss	
49	Supply	Vcc	
50	F	С	
51	Н	P02_5 / BIN0 / IN1 / TTG1 / ADTG_R	
52	N	P04_4 / SDA0 / FRCK0	
53	N	P04_5 / SCL0 / FRCK1	
54	К	P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24	
55	К	P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25	
56	М	P03_2 / INT10_R / RX2	
57	Н	P03_3 / TX2	
58	K	P03_4 / OUT4 / AN28	
59	K	P03_5 / OUT5 / AN29	
60	К	P03_6 / ZIN1 / OUT6 / AN30	
61	К	P03_7 / OUT7 / AN31	
62	К	P06_0 / AN0 / PPG0	
63	К	P06_1 / AN1 / PPG1	
64	Supply	AVcc	

*: See "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.


■ I/O CIRCUIT TYPE








FUĬĪTSU







MEMORY MAP

	1
FF:FFFF _H	USER ROM*1
DD:FFFF _H	Reserved
10:0000 _H	
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
01:0000 _H	Reserved
	ROM/RAM
00:8000 _H	MIRROR
RAMSTART0*2	Internal RAM bank0
00:0C00 _H	Reserved
00:0380 _H	Peripheral
00:0180 _H	GPR*3
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral

*1: For details about USER ROM area, see "■USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

*2: For RAMSTART addresses, see the table on the next page.

*3: Unused GPR banks can be used as RAM area.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

■ RAMSTART ADDRESSES

Devices	Bank 0 RAM size	RAMSTART0
MB96F622	4KB	00:7200 _H
MB96F623 MB96F625	10KB	00:5A00 _H



		MB96F622	MB96F623	MB96F625	
Alternative mode CPU address	Flash memory mode address	Flash size 32.5KB + 32KB	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	
FF:FFFF _H FF:8000 _H	3F:FFFF _H 3F:8000 _H	SA39 - 32KB			
FF:7FFF _H	3F:7FFF _H		— SA39 - 64KB —	— SA39 - 64KB	
FF:0000 _H	3F:0000 _H				Bank A of Flash A
FE:FFFF _H	3E:FFFF _H			SA38 - 64KB	Dank A UI Flash A
FE:0000 _H	3E:0000 _H				
DF:A000 _H DF:9FFF _H	1F:9FFF _H	Reserved	Reserved	Reserved	
DF:8000 _H	1F:8000 _H	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	
DF:5FFF _H	1F:5FFF _H	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	Bank B of Flash A
DF:4000 _H	1F:4000 _H	_	_		
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash A
DE:FFFF _H DE:0000 _H		Reserved	Reserved	Reserved	

*: Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H. Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H. SAS can not be used for E²PROM emulation.

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96620					
Pin Number	Normal Function				
9		SIN2			
10	USART2	SOT2			
11		SCK2			
26		SIN7_R			
25	USART7	SOT7_R			
24		SCK7_R			
29		SIN8_R			
28	USART8	SOT8_R			
27		SCK8_R			

■ INTERRUPT VECTOR TABLE

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	_	CALLV instruction
3	3F0 _H	CALLV3	No	-	CALLV instruction
4	3EC _H	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	_	CALLV instruction
7	3E0 _H	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	3D8 _H	INT9	No	_	INT9 instruction
10	3D4 _H	EXCEPTION	No	_	Undefined instruction execution
11	3D0 _H	NMI	No	_	Non-Maskable Interrupt
12	3CC _H	DLY	No	12	Delayed Interrupt
13	3C8 _H	RC_TIMER	No	13	RC Clock Timer
14	3C4 _H	MC TIMER	No	14	Main Clock Timer
15	3C0 _H	 SC_TIMER	No	15	Sub Clock Timer
16	3BC _H	LVDI	No	16	Low Voltage Detector
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0
18	3B4 _H	_	_	18	Reserved
19	3B0 _H	EXTINT2	Yes	19	External Interrupt 2
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3
21	3A8 _H	EXTINT4	Yes	21	External Interrupt 4
22	3A4 _H	_	_	22	Reserved
23	3A0 _H	_	_	23	Reserved
24	39C _H	EXTINT7	Yes	24	External Interrupt 7
25	398 _H	EXTINT8	Yes	25	External Interrupt 8
26	394 _H	EXTINT9	Yes	26	External Interrupt 9
27	390 _H	EXTINT10	Yes	27	External Interrupt 10
28	38C _H	EXTINT11	Yes	28	External Interrupt 11
29	388 _H	EXTINT12	Yes	29	External Interrupt 12
30	384 _H	EXTINT13	Yes	30	External Interrupt 13
31	380 _H	EXTINT14	Yes	31	External Interrupt 14
32	37C _H	EXTINT15	Yes	32	External Interrupt 15
33	378 _H	-		33	Reserved
34	374 _H	_	_	33	Reserved
35	370 _H	CAN2	No	35	CAN Controller 2
36	36C _H	-	-	36	Reserved
30	368 _H	_	_	30	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1
40	35C _H	-	-	40	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
41	358 _H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 _H	PPG4	Yes	42	Programmable Pulse Generator 4
43	350 _H	-	-	43	Reserved
44	34C _H	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 _H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 _H	-	-	46	Reserved
47	340 _H	-	-	47	Reserved
48	33C _H	-	-	48	Reserved
49	338 _H	-	-	49	Reserved
50	334 _H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330 _H	-	-	51	Reserved
52	32C _H	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 _H	-	-	53	Reserved
54	324 _H	-	-	54	Reserved
55	320 _H	-	-	55	Reserved
56	31C _H	-	-	56	Reserved
57	318 _H	-	-	57	Reserved
58	314 _H	-	-	58	Reserved
59	310 _H	RLT1	Yes	59	Reload Timer 1
60	30C _H	-	-	60	Reserved
61	308 _H	RLT3	Yes	61	Reload Timer 3
62	304 _H	-	-	62	Reserved
63	300 _H	-	-	63	Reserved
64	2FC _H	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	2F0 _H	-	-	67	Reserved
68	2EC _H	-	-	68	Reserved
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	2E0 _H	ICU6	Yes	71	Input Capture Unit 6
72	2DC _H	ICU7	Yes	72	Input Capture Unit 7
73	2D8 _H	-	-	73	Reserved
74	2D4 _H	ICU9	Yes	74	Input Capture Unit 9
75	2D0 _H	ICU10	Yes	75	Input Capture Unit 10
76	2CC _H	-	-	76	Reserved
77	2C8 _H	OCU0	Yes	77	Output Compare Unit 0
78	2C4 _H	OCU1	Yes	78	Output Compare Unit 1
79	2C0 _H	-	-	79	Reserved
80	2BC _H	-	_	80	Reserved

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	2B8 _H	OCU4	Yes	81	Output Compare Unit 4
82	2B4 _H	OCU5	Yes	82	Output Compare Unit 5
83	2B0 _H	OCU6	Yes	83	Output Compare Unit 6
84	2AC _H	OCU7	Yes	84	Output Compare Unit 7
85	2A8 _H	-	-	85	Reserved
86	2A4 _H	-	-	86	Reserved
87	2A0 _H	-	-	87	Reserved
88	29C _H	-	-	88	Reserved
89	298 _H	FRT0	Yes	89	Free-Running Timer 0
90	294 _H	FRT1	Yes	90	Free-Running Timer 1
91	290 _H	FRT2	Yes	91	Free-Running Timer 2
92	28C _H	FRT3	Yes	92	Free-Running Timer 3
93	288 _H	RTC0	No	93	Real Time Clock
94	284 _H	CAL0	No	94	Clock Calibration Unit
95	280 _H	-	-	95	Reserved
96	27C _H	IIC0	Yes	96	I ² C interface 0
97	278 _H	-	-	97	Reserved
98	274 _H	ADC0	Yes	98	A/D Converter 0
99	270 _H	-	-	99	Reserved
100	26C _H	-	-	100	Reserved
101	268 _H	-	-	101	Reserved
102	264 _H	-	-	102	Reserved
103	260 _H	-	-	103	Reserved
104	25C _H	-	-	104	Reserved
105	258 _H	LINR2	Yes	105	LIN USART 2 RX
106	254 _H	LINT2	Yes	106	LIN USART 2 TX
107	250 _H	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248 _H	-	-	109	Reserved
110	244 _H	-	-	110	Reserved
111	240 _H	-	-	111	Reserved
112	23C _H	-	-	112	Reserved
113	238 _H	-	-	113	Reserved
114	234 _H	-	-	114	Reserved
115	230 _H	LINR7	Yes	115	LIN USART 7 RX
116	22C _H	LINT7	Yes	116	LIN USART 7 TX
117	228 _H	LINR8	Yes	117	LIN USART 8 RX
118	224 _H	LINT8	Yes	118	LIN USART 8 TX
119	220 _H	-	-	119	Reserved
120	21C _H	-	-	120	Reserved

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
121	218 _H	-	-	121	Reserved
122	214 _H	-	-	122	Reserved
123	210 _H	-	-	123	Reserved
124	20C _H	-	-	124	Reserved
125	208 _H	-	-	125	Reserved
126	204 _H	-	-	126	Reserved
127	200 _H	-	-	127	Reserved
128	1FC _H	-	-	128	Reserved
129	1F8 _H	-	-	129	Reserved
130	1F4 _H	-	-	130	Reserved
131	1F0 _H	-	-	131	Reserved
132	1EC _H	-	-	132	Reserved
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 _H	-	-	134	Reserved
135	1E0 _H	-	-	135	Reserved
136	1DC _H	-	-	136	Reserved
137	1D8 _H	QPRC0	Yes	137	Quadrature Position/Revolution counter 0
138	1D4 _H	QPRC1	Yes	138	Quadrature Position/Revolution counter 1
139	1D0 _H	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC _H	-	-	140	Reserved
141	1C8 _H	-	-	141	Reserved
142	1C4 _H	-	-	142	Reserved
143	1C0 _H	-	-	143	Reserved

FUĴĨTSU

HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than $V_{C\!C}$ or lower than $V_{S\!S}$ is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device. For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC} , AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than $2k\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

(1) Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




(2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin must be configured as GPIO.

(3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



4. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

5. Power supply pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance. As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1μ F between Vcc and Vss pins as close as possible to Vcc and Vss pins.

6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50μ s from 0.2V to 2.7V.

10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

11. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

12. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

_			Ra	ting		
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power supply voltage ^{*1}	V _{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	v	
Analog power supply voltage* ¹	AV _{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	v	$V_{\rm CC} = A V_{\rm CC} *^2$
Analog reference voltage* ¹	AVRH	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$AV_{CC} \ge AVRH,$ $AVRH \ge AV_{SS}$
Input voltage*1	V_{I}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{I} \le V_{CC} + 0.3V^{*3}$
Output voltage*1	Vo	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_0 \le V_{CC} + 0.3 V^{*3}$
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins * ⁴
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	-	17	mA	Applicable to general purpose I/O pins * ⁴
"L" level maximum output current	I _{OL}	-	-	15	mA	
"L" level average output current	I _{OLAV}	-	-	4	mA	
"L" level maximum overall output current	ΣI_{OL}	-	-	42	mA	
"L" level average overall output current	ΣI_{OLAV}	-	-	21	mA	
"H" level maximum output current	I _{OH}	-	-	-15	mA	
"H" level average output current	I _{OHAV}	-	_	-4	mA	
"H" level maximum overall output current	ΣI_{OH}	-	-	-42	mA	
"H" level average overall output current	ΣI_{OHAV}	-	-	-21	mA	
Power consumption* ⁵	P _D	$T_A = +125^{\circ}C$	-	352 ^{*6}	mW	
Operating ambient temperature	T _A	-	-40	+125*7	°C	
Storage temperature	T _{STG}	-	-55	+150	°C	

*1: This parameter is based on $V_{SS} = AV_{SS} = 0V$.

*2: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

*3: V_I and V_O should not exceed $V_{CC} + 0.3V$. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of standard ports depend on V_{CC} .

*4: • Applicable to all general purpose I/O pins (Pnn_m).

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.



- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

+B input (0V to 16V)

• Sample recommended circuits:

*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming. I_A is the analog current consumption into AV_{CC} .

*6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

*7: Write/erase to a large sector in flash memory is warranted with $T_A \le +105^{\circ}C$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

	•	0				$(\mathbf{V}_{SS} = \mathbf{A}\mathbf{V}_{SS} = 0\mathbf{V})$	
Parameter	Symbol		Value		Unit	Remarks	
Falameter	Symbol	Min	Тур	Max	Onit	Remarks	
Power supply	V AV	2.7	-	5.5	V		
voltage	V_{CC}, AV_{CC}	2.0	-	5.5	V	Maintains RAM data in stop mode	
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$\begin{array}{l} 1.0 \mu F \mbox{ (Allowance within \pm 50\%)} \\ 3.9 \mu F \mbox{ (Allowance within \pm 20\%)} \\ Please use the ceramic capacitor or the capacitor of the frequency response of this level. \\ The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_S. \end{array}$	

2. Recommended Operating Conditions

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



3. DC Characteristics

(1) Current Rating

		Pin	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5$	$5.5v, v_s$	$a_{s} = A v_{ss}$ Value	$=0^{\circ}, 1$		
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Run mode with CLKS $1/2 = CLKB =$ CLKP $1/2 = 32MHz$	-	25	-	mA	$T_A = +25^{\circ}C$
	I _{CCPLL}		Flash 0 wait	-	-	34	mA	$T_{A} = +105^{\circ}$
			(CLKRC and CLKSC stopped)	-	-	35	mA	$T_A = +125^{\circ}$
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	$T_A = +25^{\circ}C$
	I _{CCMAIN}		Flash 0 wait	-	-	7.5	mA	$T_A = +105^{\circ}$
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	8.5	mA	$T_A = +125^{\circ}$
	I _{CCRCH}		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	1.7	-	mA	$T_{A} = +25^{\circ}$
Power supply current in Run modes ^{*1}		CH Vcc	2MHz Flash 0 wait	-	-	5.5	mA	$T_A = +105^{\circ}$
modes			(CLKMC, CLKPLL and CLKSC stopped)	-	-	6.5	mA	$T_A = +125^{\circ}$
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	_	0.15	-	mA	$T_{\rm A} = +25^{\circ}$
	I _{CCRCL}		100kHz Flash 0 wait	-	-	3.2	mA	$T_{A} = +105$
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	4.2	mA	$T_{A} = +125^{\circ}$
	I _{CCSUB}		Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait		0.1	-	mA	$T_A = +25^{\circ}$
					-	3	mA	$T_{A} = +105$
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4	mA	$T_{A} = +125$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Falameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Sleep mode with	-	6.5	-	mA	$T_A = +25^{\circ}C$
	I _{CCSPLL}		CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC stopped)	-	-	13	mA	$T_A=+105^\circ C$
				-	-	14	mA	$T_A = +125^{\circ}C$
			Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.9	-	mA	$T_A = +25^{\circ}C$
	I _{CCSMAIN}		4MHz, SMCR:LPMSS = 0	-	-	4	mA	$T_A=+105^\circ C$
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	5	mA	$T_A = +125^{\circ}C$
	I _{ccsrch}		RC Sleep mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.5	-	mA	$T_A = +25^{\circ}C$
Power supply current in		Vcc		-	-	3.5	mA	$T_{A}=+105^{\circ}C$
Sleep modes ^{*1}				-	-	4.5	mA	$T_A = +125^{\circ}C$
			RC Sleep mode with CLKS1/2 = CLKB =	-	0.06	-	mA	$T_A = +25^{\circ}C$
	I _{CCSRCL}		CLKP1/2 = CLKRC = 100kHz	-	-	2.7	mA	$T_A = +105^{\circ}C$
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	3.7	mA	$T_A = +125^{\circ}C$
	I _{CCSSUB}		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL	-	0.04	-	mA	$T_A = +25^{\circ}C$
				-	-	2.5	mA	$T_A = +105^{\circ}C$
			and CLKRC stopped)	-	-	3.5	mA	$T_A = +125^{\circ}C$

FUĴĨTSU

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Falametei	Symbol	name	Conditions	Min	Тур	Max	Onit	Tremanto
			PLL Timer mode with	-	2480	2710	μΑ	$T_A = +25^{\circ}C$
	I _{CCTPLL}		CLKP1 = 32MHz (CLKRC and CLKSC stopped)	-	-	3985	μΑ	$T_{\rm A}=+105^{\circ}C$
				-	-	4830	μΑ	$T_A=+125^\circ C$
			Main Timer mode with $CLKMC = 4MHz$	-	285	325	μΑ	$T_A = +25^{\circ}C$
	I _{CCTMAIN}		CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	-	1085	μA	$T_A = +105^{\circ}C$
				-	-	1930	μΑ	$T_A = +125^{\circ}C$
Power supply	I _{CCTRCH}	Vcc	RC Timer mode with CLKRC = 2MHz,	-	160	210	μΑ	$T_A = +25^{\circ}C$
current in			SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	-	1025	μΑ	$T_A=+105^\circ C$
Timer modes ^{*2}				-	-	1840	μΑ	$T_A = +125^{\circ}C$
			RC Timer mode with	-	35	75	μΑ	$T_A = +25^{\circ}C$
	I _{CCTRCL}		CLKRC = 100kHz, SMCR:LPMSS = 0	-	-	855	μΑ	$T_{A}=+105^{\circ}C$
			(CLKPLL, CLKMC and CLKSC stopped)	-	-	1640	μΑ	$T_A = +125^{\circ}C$
	I _{CCTSUB}		Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and	-	25	65	μΑ	$T_A = +25^{\circ}C$
				-	-	830	μΑ	$T_A = +105^\circ C$
			CLKRC stopped)	-	-	1620	μΑ	$T_A = +125^{\circ}C$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Falameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
Dowor supply				-	20	55	μΑ	$T_A = +25^{\circ}C$
Power supply current in Stop mode ^{*3}	I _{CCH}		-	-	-	825	μΑ	$\begin{array}{l} T_{A}=\\ +105^{\circ}C \end{array}$
			-	-	-	1615	μA	$T_A = +125^{\circ}C$
Flash Power Down current	I _{CCFLASHPD}		-	-	36	70	μA	
Power supply current		Vcc	Low voltage	-	5	-	μΑ	$T_A = +25^{\circ}C$
for active Low Voltage detector ^{*4}	I _{CCLVD}		detector enabled	-	-	12.5	μΑ	$\begin{array}{l} T_{A}=\\ +125^{\circ}C \end{array}$
Flash Write/	LOOTANI		_	-	12.5	-	mA	$T_A = +25^{\circ}C$
Erase current* ⁵	I _{CCFLASH}		-	-	-	20	mA	$T_A =$ +125°C

*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

FUITSU

*4: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

*5: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.

(2) Pin Characteristics


(2)11101	laracteris	100	$(V_{CC} = AV_{CC} = 2.7V t$	to 5.5V,	$V_{SS} = A$	$V_{SS} = 0$	V, T _A	$= -40^{\circ}C \text{ to} + 125^{\circ}C)$
Parameter	Symbol	Pin name	Conditions	Min	Value Typ	Max	Unit	Remarks
	V _{IH}	Port inputs	_	$V_{CC} \times 0.7$	-	V _{CC} + 0.3	v	CMOS Hysteresis input
	▼ IH	Pnn_m	-	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	v	AUTOMOTIVE Hysteresis input
"H" level	V _{IHX0S}	X0	External clock in "Fast Clock Input mode"	$VD \times 0.8$	-	VD	v	VD=1.8V±0.15V
input voltage	V _{IHX0AS}	X0A	External clock in "Oscillation mode"	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	v	
vonage	V _{IHR}	RSTX	-	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	v	CMOS Hysteresis input
	V _{IHM}	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	v	CMOS Hysteresis input
	V _{IHD}	DEBUG I/F	-	2.0	-	V _{CC} + 0.3	v	TTL Input
	V	Port	-	V _{ss} - 0.3	-	$V_{CC} \times 0.3$	v	CMOS Hysteresis input
	V _{IL}	inputs Pnn_m	-	V _{ss} - 0.3	-	$V_{CC} \times 0.5$	v	AUTOMOTIVE Hysteresis input
"L" level	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	V _{ss}	-	$VD \times 0.2$	v	VD=1.8V±0.15V
input voltage	V _{ILX0AS}	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	v	
voltage	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	v	CMOS Hysteresis input
	V _{ILM}	MD	-	V _{ss} - 0.3	-	V _{SS} + 0.3	v	CMOS Hysteresis input
	V _{ILD}	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input

Doromotor	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	V _{OH4}	4mA type	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ \hline I_{OH} = -4mA \\ \hline 2.7V \leq V_{CC} < 4.5V \\ \hline I_{OH} = -1.5mA \end{array}$	V _{CC} - 0.5	-	V _{CC}	v	
output voltage	V _{OH3}	3mA type	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ I_{OH} = -3mA \\ \hline 2.7V \leq V_{CC} < 4.5V \\ I_{OH} = -1.5mA \end{array}$	V _{CC} - 0.5	-	V _{CC}	v	
"L" level	V _{OL4}	4mA type	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V\\ \hline I_{OL} = +4mA\\ \hline 2.7V \leq V_{CC} < 4.5V\\ \hline I_{OL} = +1.7mA \end{array}$	- <u>-</u>	-	0.4	v	
output voltage	V _{OL3}	3mA type	$\begin{array}{l} 2.7V \leq V_{CC} < 5.5V \\ I_{OL} = +3mA \end{array}$	-	-	0.4	v	
	V _{OLD}	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	v	
Input leak current	I _{IL}	Pnn_m	$V_{SS} < V_I < V_{CC}$ $AV_{SS} < V_I <$ AV_{CC} , AVRH	- 1	-	+ 1	μΑ	
Pull-up resistance value	R _{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	C _{IN}	Other than C, Vcc, Vss, AVcc, AVss, AVRH	-	-	5	15	pF	


4. AC Characteristics

(1) Main Clock Input Characteristics

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD = 1.8V \pm 0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$									
Deremeter	Symbol	Pin		Value		Linit	Domorko		
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks		
			4	-	8	MHz	When using a crystal oscillator, PLL off		
Input frequency	f _C	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off		
		AI	4	-	8	MHz	oscillator, PLL off When using an opposite phase external clock, PLL off When using a crystal oscillator or opposite phase external clock, PLL on When using a single phase external clock in "Fast Clock Input mode", PLL off When using a single phase external clock in "Fast Clock		
Lanat for more an	E.	VO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off		
Input frequency	I _{FCI}	FCI X0	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on		
Input clock cycle	t _{CYLH}	-	125	-	-	ns			
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns			





The amplitude changes by resistance, capacity which added outside or the difference of the device.



$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C$									
Parameter	Symbol	Pin	Conditions		Value		Unit	Pomorko	
Falameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks	
			_	_	32.768	-	kHz	When using an	
		X0A,	_		52.700	_	KIIZ	oscillation circuit	
		X1A						When using an	
Input frequency	f	AIA	-	-	-	100	kHz	opposite phase	
Input frequency f _{CL}	ICL							external clock	
		X0A	-	-	-	50	kHz	When using a	
								single phase	
								external clock	
Input clock cycle	t _{CYLL}	-	-	10	-	-	μs		
Input clock pulse width	-	-	$\begin{array}{l} P_{WH}/t_{CYLL},\\ P_{WL}/t_{CYLL} \end{array}$	30	-	70	%		

(2) Sub Clock Input Characteristics





		$(V_{CC} =$	V to $5.5V$,	$V_{SS} = AV_S$	$T_{AS} = 0V, T_{A} = -40^{\circ}C \text{ to } + 125^{\circ}C)$		
Parameter	Symbol		Value		Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Unit	Remarks	
Clock frequency	f	50	100	200	kHz	When using slow frequency of RC oscillator	
Clock frequency	f_{RC}	1	2	4	MHz	When using fast frequency of RC oscillator	
RC clock stabilization	4	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)	
time	t _{RCSTAB}	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)	


(3) Built-in RC Oscillation Characteristics

(4) Internal Clock Timing

$(V_{\rm CC} = A^{\rm V})$	$V_{\rm CC} = 2.7 \text{V}$ to 5.5 V, $V_{\rm SS} =$	$AV_{SS} = 0V, T$	$T_{\rm A} = -40^{\circ}{\rm C}$ to	+ 125°C)
Deremeter	Symbol	Va	Unit	
Parameter	Symbol	Min	Max	
Internal System clock frequency (CLKS1 and CLKS2)	f _{CLKS1} , f _{CLKS2}	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	f _{clkb} , f _{clkp1}	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f _{CLKP2}	-	32	MHz


(5) Operating Conditions of PLL

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 12$								
Parameter	Symbol		Value	;	Unit	Domorko		
Falameter	Symbol	Min	Тур	Max	Unit			
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz		
PLL input clock frequency	f _{PLLI}	4	-	8	MHz			
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)		
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) \ge 4MHz		



(6) Reset Input


$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$								
Symbol	Pin namo	Val	Unit					
JULIO	Finname	Min	Max	Offic				
4	DOTY	10	-	μs				
l _{RSTL}	KSIX	1	-	μs				
	Symbol t _{rstl}		Symbol Pin name Min 10	Min Max 10 -				



FUJITSU

(7) Power-on Reset Timing

				Lloit			
Parameter Sy	Symbol	Pin name	Min	Тур	Max	Unit	
Power on rise time	t _R	Vcc	0.05	-	30	ms	
Power off time	t _{OFF}	Vcc	1	-	-	ms	



(8) USART Timing

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, C_L = 50\text{pF})$									
Devementer	Cumphel	Pin	Conditions	$4.5V \le V_C$	_{cc} < 5.5V	$2.7V \le V_C$	_C < 4.5V	11	
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit	
Serial clock cycle time	t _{SCYC}	SCKn		4t _{CLKP1}	-	4t _{CLKP1}	-	ns	
$\operatorname{SCK} \downarrow \to \operatorname{SOT}$ delay time	t _{SLOVI}	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns	
SOT \rightarrow SCK \uparrow delay time	t _{OVSHI}	SCKn, SOTn	Internal shift clock mode	$N \times t_{CLKP1} - 20^*$	-	$N \times t_{CLKP1}$ - 30 [*]	-	ns	
SIN \rightarrow SCK \uparrow setup time	t _{IVSHI}	SCKn, SINn	clock mode	t _{CLKP1} + 45	-	t _{CLKP1} + 55	-	ns	
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXI}	SCKn, SINn		0	-	0	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns	
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVE}	SCKn, SOTn	External shift	-	$2t_{CLKP1} + 45$	-	2t _{CLKP1} + 55	ns	
SIN \rightarrow SCK \uparrow setup time	t _{IVSHE}	SCKn, SINn	clock mode	t _{CLKP1} /2 + 10	-	t _{CLKP1} /2 + 10	-	ns	
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXE}	SCKn, SINn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns	
SCK fall time	t _F	SCKn		-	20	-	20	ns	
SCK rise time	t _R	SCKn		-	20	-	20	ns	

Notes: • AC characteristic in CLK synchronized mode.

 \bullet C_L is the load capacity value of pins when testing.

• Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".

FUĬĪTSU

- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKn and SOTn_R is not guaranteed.


*: Parameter N depends on $t_{\mbox{\scriptsize SCYC}}$ and can be calculated as follows:


• If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2

• If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1

Examples:

t _{SCYC}	Ν
$4 \times t_{CLKP1}$	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4






(9) External Input Timing

		$(\mathbf{V}_{\rm CC} = \mathbf{A}\mathbf{V}_{\rm CC})$	= 2.7 V to $5.5 V$, V	$V_{\rm SS} = AV$	$V_{SS} = 0V$	$T_{\rm A} = -40^{\circ}{\rm C} \text{ to} + 125^{\circ}{\rm C}$	
Parameter	Symbol	Pin name	Value		Unit	Remarks	
Falameter	Symbol	FIII Hallie	Min	Max	Onit	Remarks	
		Pnn_m				General Purpose I/O	
		ADTG_R				A/D Converter trigger input	
		TINn			Reload Timer		
		TTGn	2t _{CLKP1} +200			PPG trigger input	
	FRCKn	$(t_{CLKP1} = 1/f_{CLKP1})*$	-	ns	Free-Running Timer input clock		
Input pulse width	t _{INH} ,	INn			Input Capture		
	t _{INL}	AINn,		Quadrature			
		BINn,				Position/Revolution	
		ZINn				Counter	
		INTn, INTn_R, INTn_R1	200		ne	External Interrupt	
		NMI_R	200	-	ns	Non-Maskable Interrupt	

*: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.



FUĬĪTSU


(10) I²C Timing

	(V_{CO})	$_{\rm C} = \mathrm{AV}_{\mathrm{CC}} = 2.7\mathrm{V}$ to	5.5V, V _{SS}	$s = AV_{SS} =$	$0V, T_A = \cdot$	-40° C to +	125°C)	
Parameter	Symbol	Conditions	Typica	l mode	High- mo	Unit		
			Min	Max	Min	Max		
SCL clock frequency	f _{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t _{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μs	
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition								
setup time	t _{SUSTA}		4.7	-	0.6	-	μs	
$\operatorname{SCL} \uparrow \rightarrow \operatorname{SDA} \downarrow$		$C_{L} = 50 \text{pF},$ $R = (V \text{p}/I_{OL})^{*1}$						
Data hold time	t _{HDDAT}	$\mathbf{R} = (\mathbf{V}\mathbf{p}/\mathbf{I}_{\mathrm{OL}})^{*1}$	0	3.45^{*2}	0	0.9^{*^3}	μs	
$\operatorname{SCL} \downarrow \to \operatorname{SDA} \downarrow \uparrow$	CHDDAT		0	5.45	0	0.7	μs	
Data setup time	t _{SUDAT}		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAT		230		100		115	
STOP condition setup time	t _{susto}		4.0	_	0.6	_	μs	
$\operatorname{SCL} \uparrow \rightarrow \operatorname{SDA} \uparrow$	susio		4.0		0.0		μο	
Bus free time between								
"STOP condition" and	t _{BUS}		4.7	-	1.3	-	μs	
"START condition"								

*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

*2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal. *3: A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$ ns".

*4: For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



5. A/D Converter

(1) Electrical Characteristics for the A/D Converter


(1) Electrical Cha					$V_{SS} = AV_{SS}$	= 0V, T	$T_{\rm A} = -40^{\circ}{\rm C} \text{ to} + 125^{\circ}{\rm C}$
Parameter	Symbol	Pin		Value		Unit	Remarks
Falametei	Symbol	name	Min	Тур	Max	Unit	Remains
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V _{OT}	ANn	Тур - 20	AV _{SS} + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	V _{FST}	ANn	Тур - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time [*]	-		1.0	-	5.0	μs	$4.5V \leq AV_{CC} \leq 5.5V$
Compare unic	-	-	2.2	-	8.0	μs	$2.7V \leq AV_{CC} < 4.5V$
Sampling time [*]	_	_	0.5	-	-	μs	$4.5V \leq AV_{CC} \leq 5.5V$
Sampning time		_	1.2	-	-	μs	$2.7V \leq AV_{CC} < 4.5V$
Power supply	I _A		-	2.0	3.1	mA	A/D Converter active
current	I_{AH}	AV _{CC}	-	-	3.3	μΑ	A/D Converter not operated
Reference power supply current	I _R		-	520	810	μΑ	A/D Converter active
(between AVRH and AV_{SS})	I _{RH}	AVRH	-	-	1.0	μΑ	A/D Converter not operated
Analog input capacity	C _{VIN}	ANn	-	-	15.6	pF	
Analog impadance	D	ANn	-	-	2050	Ω	$4.5V \leq AV_{CC} \leq 5.5V$
Analog impedance	R _{VIN}	AMI	-	-	3600	Ω	$2.7V \leq AV_{CC} < 4.5V$
Analog port input current (during conversion)	I _{AIN}	ANn	- 0.3	-	+ 0.3	μΑ	AV _{SS} < V _{AIN} < AV _{CC} , AVRH
Analog input voltage	V _{AIN}	ANn	AV _{SS}	-	AVRH	V	
Reference voltage range	-	AVRH	AV _{CC} - 0.1	-	AV _{CC}	v	
Variation between channels	-	ANn	-	-	4.0	LSB	

*: Time for each channel.

(2) Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)


R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)


The following approximation formula for the replacement model above can be used: Tsamp [Min] = $7.62 \times (\text{Rext} \times \text{Cext} + (\text{Rext} + R_{\text{VIN}}) \times C_{\text{VIN}})$

- Do not select a sampling time below the absolute minimum permitted value. $(0.5\mu s \text{ for } 4.5V \le AV_{CC} \le 5.5V, 1.2\mu s \text{ for } 2.7V \le AV_{CC} < 4.5V)$
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1µF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- \bullet The accuracy gets worse as |AVRH $AV_{SS}|$ becomes smaller.

(3) Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b000000000 $\leftarrow \rightarrow$ 0b000000001) to the full-scale transition point (0b111111110 $\leftarrow \rightarrow$ 0b111111111).
- Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- •Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage: Input voltage which results in the minimum conversion value.
- Full scale transition voltage: Input voltage which results in the maximum conversion value.






		$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V,$	$V_{SS} = AV_{SS}$	$= 0V, T_{A} =$	$= -40^{\circ}C \text{ to } +$	125°C)
Parameter	Symbol	Conditions	Value			Unit
Falameter	Symbol	Conditions	Min	Тур	Max	Unit
	V _{DL0}	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V
	V _{DL1}	$CILCR:LVL = 0001_B$	2.79	3.00	3.21	V
	V _{DL2}	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V
Detected voltage ^{*1}	V _{DL3}	$CILCR:LVL = 0011_B$	3.26	3.50	3.74	V
	V _{DL4}	$CILCR:LVL = 0100_B$	3.45	3.70	3.95	V
	V _{DL5}	$CILCR:LVL = 0111_B$	3.73	4.00	4.27	V
	V _{DL6}	$CILCR:LVL = 1001_B$	3.91	4.20	4.49	V
Power supply voltage change rate ^{*2}	dV/dt	-	- 0.004	-	+ 0.004	V/µs
II	N/	CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V_{HYS}	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	T _{lvdstab}	-	-	-	75	μs
Detection delay time	t _d	-	-	-	30	μs


6. Low Voltage Detection Characteristics


*1: If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

*2: In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ratio of power supply voltage.

FUÏITSU







7. Flash Memory Write/Erase Characteristics

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$								
Parameter		Conditions		Value	9	Unit	Remarks	
		Conditions	Min	Тур	Max	Onit	IVEIIIdINS	
	Large Sector	$T_A\!\leq\!+105^\circ\!C$	-	1.6	7.5	s	Includes write time prior to internal erase.	
Sector erase time	Small Sector	-	-	0.4	2.1	S		
	Security Sector	-	-	0.31	1.65	S		
Word (16-bit)	Large Sector	$T_A\!\leq\!+105^\circ\!C$	-	25	400	μs	Not including system-level overhead	
write time	Small Sector	-	-	25	400	μs	time.	
Chip erase time		$T_A \leq + 105^{\circ}C$	-	5.11	25.05	S	Includes write time prior to internal erase.	

Note: While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing, be sure to turn the power off by using an external voltage detector.

To put it concrete, change the external power in the range of change ration of power supply voltage $(-0.004 V/\mu s \text{ to } +0.004 V/\mu s)$ after the external power falls below the detection voltage $(V_{DLX})^{*1}$.

Write/Erase cycles and data hold time

Write/Erase cycles	Data hold time
(cycle)	(year)
1,000	20 *2
10,000	10 *2
100,000	5 ^{*2}

*1: See "6. Low Voltage Detection Characteristics".

*2: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).


FU


ÍITSU

EXAMPLE CHARACTERISTICS


This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


• MB96F625





• MB96F625





• Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz
Sleep mode	I LL	Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz
Timer mode	FLL	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
	Sub acc	FLASH in Power-down / reset mode CLKMC = 32 kHz
	Sub osc.	(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode


■ ORDERING INFORMATION


MCU	with	CAN	controller
		0/ 11 1	00110101101

Part number	Flash memory	Package
MB96F622RBPMC-GSE1		
MB96F622RBPMC-GSE2		64-pin plastic LQFP
MB96F622RBPMC-GTE1		(FPT-64P-M23)
MB96F622RBPMC-GTE2	Flash A	
MB96F622RBPMC1-GSE1	(64.5KB)	
MB96F622RBPMC1-GSE2		64-pin plastic LQFP
MB96F622RBPMC1-GTE1		(FPT-64P-M24)
MB96F622RBPMC1-GTE2		
MB96F623RBPMC-GSE1		
MB96F623RBPMC-GSE2		64-pin plastic LQFP
MB96F623RBPMC-GTE1		(FPT-64P-M23)
MB96F623RBPMC-GTE2	Flash A (96.5KB)	
MB96F623RBPMC1-GSE1		
MB96F623RBPMC1-GSE2		64-pin plastic LQFP
MB96F623RBPMC1-GTE1		(FPT-64P-M24)
MB96F623RBPMC1-GTE2		
MB96F625RBPMC-GSE1		
MB96F625RBPMC-GSE2		64-pin plastic LQFP
MB96F625RBPMC-GTE1		(FPT-64P-M23)
MB96F625RBPMC-GTE2	Flash A	
MB96F625RBPMC1-GSE1	(160.5KB)	
MB96F625RBPMC1-GSE2		64-pin plastic LQFP
MB96F625RBPMC1-GTE1		(FPT-64P-M24)
MB96F625RBPMC1-GTE2		

Part number	Flash memory	Package
MB96F622ABPMC-GSE1		
MB96F622ABPMC-GSE2		64-pin plastic LQFP
MB96F622ABPMC-GTE1		(FPT-64P-M23)
MB96F622ABPMC-GTE2	Flash A	
MB96F622ABPMC1-GSE1	(64.5KB)	
MB96F622ABPMC1-GSE2		64-pin plastic LQFP
MB96F622ABPMC1-GTE1		(FPT-64P-M24)
MB96F622ABPMC1-GTE2		
MB96F623ABPMC-GSE1		
MB96F623ABPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)
MB96F623ABPMC-GTE1		
MB96F623ABPMC-GTE2	Flash A	
MB96F623ABPMC1-GSE1	(96.5KB)	
MB96F623ABPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)
MB96F623ABPMC1-GTE1		
MB96F623ABPMC1-GTE2		
MB96F625ABPMC-GSE1		
MB96F625ABPMC-GSE2		64-pin plastic LQFP
MB96F625ABPMC-GTE1		(FPT-64P-M23)
MB96F625ABPMC-GTE2	Flash A	
MB96F625ABPMC1-GSE1	(160.5KB)	
MB96F625ABPMC1-GSE2		64-pin plastic LQFP
MB96F625ABPMC1-GTE1		(FPT-64P-M24)
MB96F625ABPMC1-GTE2		


PACKAGE DIMENSION






FU

Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

Derre	O s stisss			Change Dee
A change o	n a page is indicated by a	a vertical lii	ne drawn o	on the left side of that page.

Page	Section	Change Results
-	-	$PRELIMINARY \rightarrow Data sheet$
2	■FEATURES	Changed the description of "System clock" Up to 16 MHz external clock for devices with fast clock input feature →
		Up to 8 MHz external clock for devices with fast clock input feature Changed the description of "Built-in On Chip Debugger"
4		 Event sequencer: 2 levels → Event sequencer: 2 levels + reset
5	■PRODUCT LINEUP	Changed the Remark of RLT RLT 1/3/6 Only RLT6 can be used as PPG clock source \rightarrow RLT 1/3/6
6	■BLOCK DIAGRAM	Deleted the block of RLT6 from PPG block Changed the RLT block 2ch → 1/3/6 3ch
8	■ PIN FUNCTION DESCRIPTION	Changed the Description of PPGn_B Programmable Pulse Generator n output (8bit) → Programmable Pulse Generator n output (16bit/8bit)
13	■I/O CIRCUIT TYPE	Changed the figure of type B Changed the Remarks of type B (CMOS hysteresis input with input shutdown function, $I_{OL} = 4mA$, $I_{OH} = -4mA$, Programmable pull-up resister) \rightarrow (CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$), Automotive input with input shutdown function and programmable pull-up
14		resistor) Changed the figure of type G
17	MEMORY MAP	Changed the figure of type G Changed the START addresses of Boot-ROM $0F:E000_H$ \rightarrow
19	USER ROM MEMORY MAP FOR FLASH DEVICES	$0F:C000_H$ Changed the annotationOthers (from DF:0200_H to DF:1FFF_H) are all ROM Mirror areafor SAS-512B. \rightarrow Others (from DF:0200_H to DF:1FFF_H) is mirror area ofSAS-512B.
21	■INTERRUPT VECTOR TABLE	Changed the Description of CALLV0 to CALLV7 Reserved → CALLV instruction Changed the Description of RESET Reserved → Reset vector

Page	Section	Change Results
	■INTERRUPT VECTOR TABLE	Changed the Description of INT9 Reserved →
21		INT9 instruction Changed the Description of EXCEPTION Reserved \rightarrow
		Undefined instruction execution Changed the Vector name of Vector number 64 PPGRLT →
22		RLT6 Changed the Description of Vector number 64 Reload Timer 6 can be used as PPG clock source → Reload Timer 6
	■HANDLING DEVICES	Added the description to "3. External clock usage"(3) Opposite phase external clockChanged the description in "7. Turn on sequence of power
26		supply to A/D converter and analog inputs" It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AV _{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable). → It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case,
		AVRH must not exceed AV _{CC} . Input voltage for ports shared with analog input ports also must not exceed AV _{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).
27		Added the description "12. Mode Pin (MD)"
	ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	Changed the annotation *4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). →
29		Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.Added the annotation *4The DEBUG I/F pin has only a protective diode against V _{SS} .Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
30	2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode

Page	Section	Change Results
	2. Recommended Operating	Changed the Value of "Smoothing capacitor at C pin"
	Conditions	Typ: $1.0\mu F \rightarrow 1.0\mu F$ to $3.9\mu F$
20		Max: $1.5\mu F \rightarrow 4.7\mu F$
30		Changed the Remarks of "Smoothing capacitor at C pin"
		Deleted "(Target value)"
		Added " $3.9\mu F$ (Allowance within $\pm 20\%$)"
	3. DC Characteristics	Deleted "(Target value)" from Remarks
	(1) Current Rating	Added the Symbol to "Power supply current in Run modes"
		I _{CCRCH} , I _{CCRCL}
		Changed the Conditions of I _{CCPLL} , I _{CCMAIN} , I _{CCSUB} in "Power
		supply current in Run modes"
		"Flash 0 wait" is added
		Changed the Value of "Power supply current in Run modes"
		I _{CCPLL}
		TYP:27mA \rightarrow 25mA (T _A = +25°C)
31		Max: $36mA \rightarrow 34mA$ (T _A = +105°C)
		Max: $37\text{mA} \rightarrow 35\text{mA}$ (T _A = +125°C)
		I _{CCMAIN}
		TYP:5mA \rightarrow 3.5mA (T _A = +25°C)
		Max: $10mA \rightarrow 7.5mA$ (T _A = +105°C)
		Max: 11.5mA \rightarrow 8.5mA (T _A = +125°C)
		I_{CCSUB} TYP:0.5mA \rightarrow 0.1mA (T _A = +25°C)
		Max: $5mA \rightarrow 3mA$ ($T_A = +105^{\circ}C$)
		Max: $6.5\text{mA} \rightarrow 4\text{mA}$ ($T_A = +105 \text{ C}$) Max: $6.5\text{mA} \rightarrow 4\text{mA}$ ($T_A = +125^{\circ}\text{C}$)
		Added the Symbol to "Power supply current in Sleep modes"
		I _{CCSRCH} , I _{CCSRCL}
		Changed the Conditions of I _{CCSMAIN} in "Power supply current in Slearn modes"
		in Sleep modes" "SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Sleep modes"
		I _{CCSPLL}
		Typ: $10\text{mA} \rightarrow 6.5\text{mA}$ (T _A = +25°C)
20		Max : $15\text{mA} \rightarrow 13\text{mA}$ (T _A = +105°C)
32		Max : 16.5mA \rightarrow 14mA (T _A = +125°C)
		I _{CCSMAIN}
		Typ: $3mA \rightarrow 0.9mA$ (T _A = +25°C)
		Max: $8mA \rightarrow 4mA$ ($T_A = +105^{\circ}C$)
		Max: $9.5\text{mA} \rightarrow 5\text{mA}$ (T _A = +125°C)
		I _{CCSSUB}
		Typ: $0.3\text{mA} \rightarrow 0.04\text{mA}$ (T _A = +25°C)
		Max: $4.5\text{mA} \rightarrow 2.5\text{mA}$ (T _A = +105°C)
		Max: $6mA \rightarrow 3.5mA$ (T _A = +125°C)
		Added the Symbol to "Power supply current in Timer modes"
		I _{CCTPLL}
		Changed the Conditions of I _{CCTMAIN} , I _{CCTRCH} , I _{CCTRCL} in "Power
		supply current in Timer modes"
33		"SMCR:LPMSS=0" is added
55		
		Changed the Value of "Power supply current in Timer modes"
		I _{CCTRCL}
		Typ: $45\mu A \rightarrow 35\mu A (T_A = +25^{\circ}C)$
		I _{CCTSUB} Typ: $30\mu A \rightarrow 25\mu A (T_A = +25^{\circ}C)$




Page	Section	Change Results
	3. DC Characteristics	Changed the Value of "Power supply current in Stop mode"
	(1) Current Rating	I _{CCH}
		Typ: $30\mu A \rightarrow 20\mu A$ (T _A = +25°C)
		Max: $830\mu A \rightarrow 825\mu A (T_A = +105^{\circ}C)$
		Added the Symbol
		I _{CCFLASHPD}
		Changed the Value and condition of "Power supply current for active Low Voltage detector"
34		I_{CCLVD} Typ: 5µA, Max: 15µA, Remarks: nothing \rightarrow
		Typ: 5 μ A, Max: -, Remarks: T _A = +25°C
		Typ: -, Max: 12.5 μ A, Remarks: T _A = +125°C
		Changed the condition of "Flash Write/Erase current"
		I _{CCFLASH}
		Typ: 12.5mA, Max: 20mA, Remarks: nothing \rightarrow
		Typ: 12.5mA, Max: -, Remarks: $T_A = +25^{\circ}C$
		Typ: -, Max: 20mA, Remarks: $T_A = +125^{\circ}C$
35	(2) Pin Characteristics	Added the Symbol for DEBUG I/F pin
		V _{OLD}
		Changed the Pin name of "Input capacitance"
		Other than Vcc,
		Vcc, Vss,
		AVcc,
		AVss,
		AVRH
		\rightarrow
36		Other than
		С,
		Vcc,
		Vss, AVcc,
		AVss.
		AVRH
		Deleted the annotation
		"I _{OH} and I _{OL} are target value."
37	4. AC Characteristics (1) Main Clock Input Characteristics	Added the figure (t_{CYLH}) when using the external clock
38	(2) Sub Clock Input Characteristics	Added the figure (t_{CYLL}) when using the crystal oscillator clock
39	(3) Built-in RC Oscillation Characteristics	Added "RC clock stabilization time"
	4. AC Characteristics	Changed the Value of "PLL input clock frequency"
	(5) Operating Conditions of PLL	Max: $16MHz \rightarrow 8MHz$
		Changed the Symbol of "PLL macro oscillation clock
		frequency"
40		$f_{PLLO} \rightarrow f_{CLKVCO}$
		Added Remarks to "PLL macro oscillation clock frequency"
		Added "PLL phase jitter" and the figure
	(6) Reset Input	
	(-)	Added the figure for reset input time (t _{RSTL})




Page	Section	Change Results
	4. AC Characteristics	Changed the condition
	(8) USART Timing	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C} \text{ to}$
42	(0) 001 111 111119	+125°C)
		\rightarrow
		$V_{CC} = AV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to
		$+ 125^{\circ}C, C_L=50pF)$
		Changed the HARDWARE MANUAL
		"MB96620 series HARDWARE MANUAL"
		\rightarrow
		"MB96600 series HARDWARE MANUAL"
43		Changed the figure for "Internal shift clock mode"
46	5. A/D Converter	Added "Analog impedance"
	(1) Electrical Characteristics for	Added "Variation between channels"
	the A/D Converter	Added the annotation
	(3) Definition of A/D Converter	Changed the Description and the figure
	Terms	"Linearity" \rightarrow "Nonlinearity"
	Terms	
		"Differential linearity error"
		\rightarrow
		"Differential nonlinearity error"
		Changed the Description
		Linearity error:
		Deviation of the line between the zero-transition point
		$(0b000000000 \leftrightarrow \rightarrow 0b000000001)$ and the full-scale
48		transition point (0b111111110 $\leftarrow \rightarrow$ 0b111111111) from the
48		actual conversion characteristics.
		\rightarrow
		Nonlinearity error:
		Deviation of the actual conversion characteristics from a
		straight line that connects the zero transition point
		$(0b000000000 \leftrightarrow \rightarrow 0b000000001)$ to the full-scale
		transition point (0b111111110 $\leftarrow \rightarrow$ 0b111111111).
		Added the Description
		1
		"Zero transition voltage"
		"Full scale transition voltage"
	6. Low Voltage Detection	Added the Value of "Power supply voltage change rate"
	Characteristics	Max: +0.004 V/µs
		Added "Hysteresis width" (V _{HYS})
50		Added "Stabilization time" (T _{LVDSTAB})
		Added "Detection delay time" (t_d)
		Deleted the Remarks
		Added the annotation $*1/*2$
	1	Added the figure for "Hysteresis width"
51		Added the figure for "Itystelesis width" Added the figure for "Stabilization time"
	7 Elech Marray Write /Error	
52	7. Flash Memory Write/Erase	Changed the Value of "Sector erase time"
	Characteristics	Added "Security Sector" to "Sector erase time"
		Changed the Parameter
		"Half word (16 bit) write time"
		\rightarrow
		"Word (16-bit) write time"
		C_{1}
		Changed the Value of "Chip erase time"
		Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		\rightarrow
		Includes write time prior to internal erase



Page	Section	Change Results
52	7. Flash Memory Write/Erase Characteristics	Added the Note and annotation *1
		Deleted "(targeted value)" from title "Write/Erase cycles and
		data hold time"
53 to 55	EXAMPLE	Added section
	CHARACTERISTICS	







FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 *http://us.fujitsu.com/micro/*

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel : +86-21-6146-3688 Fax : +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong Tel : +852-2736-3232 Fax : +852-2314-4207 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department