## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps


#### Abstract

General Description The MAX9636/MAX9637/MAX9638 are single-supply, CMOS input op amps featuring wide bandwidth at low quiescent current, making them suitable for a broad range of battery-powered applications such as portable medical instruments, portable media players, and smoke detectors. A combination of extremely low input bias detectors. A combination of extremely low input bias currents, low input current noise and low input voltage noise allows interface to high-impedance sources such as photodiode and piezoelectric sensors. These devices are also ideal for general-purpose signal processing functions such as filtering and amplification in a broad range of portable, battery-powered applications.

The ICs feature a maximized ratio of gain bandwidth (GBW) to supply current. The devices operate from a single 2.1 V to 5.5 V supply at a typical quiescent supply current of $36 \mu \mathrm{~A}$. For additional power conservation, the MAX9636 and MAX9638 offer a low-power shutdown mode that reduces supply current to $1 \mu \mathrm{~A}$ and places the amplifiers' outputs into a high-impedance state. The ICs are specified over the automotive operating temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$. The single is offered in a space-saving, 6-pin SC70 package, while the dual is offered in tiny, 8-pin SC70 and 10-pin UTQFN packages. quiscent current, making them suitable for a broad


## Applications

Portable Medical Instruments
Piezoelectric Transducer Amplifiers
Smoke Detectors
Battery-Powered Devices
General-Purpose Signal Conditioning
Notebooks
Portable Media Players
$\qquad$

Features

- Low Input Voltage-Noise Density: 38nV/ $\sqrt{\mathrm{Hz}}$
- Low Input Current-Noise Density: 0.9fA $/ \sqrt{\mathrm{Hz}}$
- Ultra-Low 0.1pA Bias Current
- Low 36 A A Quiescent Current
- 1 $\mu \mathrm{A}$ Quiescent Current in Shutdown
- Wide 1.5MHz Bandwidth
- Single-Supply Operation VdD = 2.1V to 5.5V
- Available in Tiny 6-Pin SC70, 8-Pin SC70, and 10-Pin UTQFN Packages
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Temperature Range
Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9636AXT + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6 SC 70 |
| MAX9637AXA + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 SC70 |
| MAX9638AVB + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 UTQFN |

+Denotes a lead(Pb)-free/RoHS-compliant package. $T$ = Tape and reel.

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

## ABSOLUTE MAXIMUM RATINGS

VDD, $\overline{\text { SHDN }}$ to $V_{S S}$ $\qquad$ ....................... -0.3 V to +6 V IN+, IN-, OUT .....................................GND - 0.3V to VDD + 0.3V
Continuous Input Current (any pins)............................... $\pm 20 \mathrm{~mA}$
Output Short Circuit to VDD or VSS Duration .......................... 5s
Thermal Limits (Note 1)
Multiple Layer PCB
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )


| 8-Pin SC70 (derate 3.1mW/ ${ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | )........... 245 mW |
| :---: | :---: |
| ӨJA .............................................. | $326^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta \mathrm{Jc}$ | $.115^{\circ} \mathrm{C} / \mathrm{W}$ |
| 10-Pin UTQFN (derate $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ | $\left.{ }^{\circ} \mathrm{C}\right) . . . . . . .558 .7 \mathrm{~mW}$ |
| $\theta \mathrm{J}$ A | $143.2^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta \mathrm{Jc}$. | . $20.1^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range......................-40 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | .. $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering 10s) | + $300^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow) | $\ldots .+260^{\circ} \mathrm{C}$ |

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}+}=\mathrm{V}_{\mathrm{IN}}-=\mathrm{V}_{\mathrm{C}} \mathrm{M}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{DD}} / 2, \overline{\mathrm{SHDN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS |  |  |  |  |  |  |  |
| Input Voltage Range | VIN+, VIN- | Guaranteed by CMRR |  | $\begin{gathered} \text { VSS - } \\ 0.1 \end{gathered}$ |  | $\begin{gathered} \text { VDD }+ \\ 0.1 \\ \hline \end{gathered}$ | V |
| Input Offset Voltage | Vos | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 0.01 | 2.2 | mV |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  | 3.5 |  |
| Input Offset Voltage Drift (Note 3) | TCVos | MAX9636 only |  |  |  | 7 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  |  | MAX9637, MAX9638 only |  |  |  | 10 |  |
| Input Bias Current (Note 3) | IB | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\pm 0.1$ | $\pm 0.8$ | pA |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  | $\pm 50$ |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  | $\pm 800$ |  |
| Common-Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}<\mathrm{VCM}< \\ & \left(\mathrm{VDD}_{\mathrm{DD}}-1.4 \mathrm{~V}\right) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 72 | 86 |  | dB |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 68 |  |  |  |
|  |  | $\left(V_{S S}-0.1 \mathrm{~V}\right)<\mathrm{V}_{C M}<\left(\mathrm{V}_{\text {DD }}+0.1 \mathrm{~V}\right)$ |  | 58 | 77 |  |  |
| Open-Loop Gain | AOL | VOUT $=0.25 \mathrm{~V}$ from rails |  | 104 | 124 |  | dB |
|  |  | VOUT $=0.4 \mathrm{~V}$ from rails, $\mathrm{RL}=600 \Omega$ |  | 100 | 120 |  |  |
| Output Short-Circuit Current | ISC | Short to VDD |  |  | 55 |  | mA |
|  |  | Short to VSS |  |  | 40 |  |  |
| Output Voltage Low | VoL | Vout | $\mathrm{RL}=10 \mathrm{k} \Omega$ |  | 0.014 | 0.03 | V |
|  |  |  | $R \mathrm{~L}=600 \Omega$ |  | 0.044 | 0.08 |  |
| Output Voltage High | VOH | VDD - Vout | $R \mathrm{~L}=10 \mathrm{k} \Omega$ |  | 0.019 | 0.04 | V |
|  |  |  | $R L=600 \Omega$ |  | 0.057 | 0.1 |  |
| Output Leakage in Shutdown |  | SHDN $=$ VSS, VOUT $=0 V$ to VDD (MAX9636, MAX9638 only) |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3.3 V, V_{S S}=0 V, V_{I N+}=V_{I N}=V_{C M}=V_{D D} / 2, R L=10 \mathrm{k} \Omega\right.$ to $V_{D D} / 2, \overline{S H D N}=V_{D D}, T_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS |  |  |  |  |  |  |  |
| Input Voltage Noise Density | eN | $\mathrm{f}=1 \mathrm{kHz}$ |  | 38 |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Voltage Noise |  | $0.1 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{~Hz}$ |  | 5 |  |  | $\mu \mathrm{VP-P}$ |
| Input Current Noise Density | IN | $\mathrm{f}=1 \mathrm{kHz}$ |  | 0.9 |  |  | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| Input Capacitance | CIN |  |  | 2 |  |  | pF |
| Gain Bandwidth | GBW |  |  | 1.5 |  |  | MHz |
| Slew Rate | SR |  |  | 0.9 |  |  | V/us |
| Capacitive Loading | CLOAD | No sustained oscillations |  | 300 |  |  | pF |
| Distortion | THD | $\mathrm{f}=10 \mathrm{kHz}, \mathrm{V}_{\mathrm{O}}=2 \mathrm{VP}-\mathrm{P}, \mathrm{AV}=1 \mathrm{~V} / \mathrm{V}$ |  | -68 |  |  | dB |
|  |  | $\begin{aligned} & f=10 \mathrm{kHz}, \mathrm{VO}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, \mathrm{AV}}=1 \mathrm{~V} / \mathrm{V}, \\ & V_{D D}=5.5 \mathrm{~V} \end{aligned}$ |  | -74 |  |  |  |
| Settling Time |  | To 0.1\%, VOUT = 2 V step, $\mathrm{AV}=1 \mathrm{~V} / \mathrm{V}$ |  | 11.5 |  |  | $\mu \mathrm{s}$ |
| Crosstalk |  | $\mathrm{f}=1 \mathrm{kHz}$ (MAX9637, MAX9638) |  | 100 |  |  | dB |
|  |  | $\mathrm{f}=10 \mathrm{kHz}$ (MAX9637, MAX9638) |  | 80 |  |  |  |
| POWER-SUPPLY CHARACTERISTICS |  |  |  |  |  |  |  |
| Power-Supply Range | VDD | Guaranteed by PSRR |  | 2.1 |  | 5.5 | V |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{VIN}+=\mathrm{V} I \mathrm{~N}-=\mathrm{VSS}, \\ & \mathrm{~V} D \mathrm{~V}-\mathrm{VSS}=2.1 \mathrm{~V} \\ & \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 72 | 100 |  | dB |
|  |  |  | $T_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 69 |  |  |  |
| Quiescent Current | IDD | Per amplifier | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 36 | 55 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 60 |  |
| Shutdown Supply Current | IDD_SHDN | VSHDN $\leq$ VIL (MAX9636, MAX9638 only) |  |  |  | 1 | $\mu \mathrm{A}$ |
| Shutdown Input | VIL | Over the power-supply range (MAX9636, MAX9638 only) |  |  |  | 0.5 | V |
| Shutdown Input | $\mathrm{V}_{\mathrm{IH}}$ | Over the power-supply range (MAX9636, MAX9638 only) |  | 1.4 |  |  | V |
| Shutdown Input Bias Current (Note 3) | ISHDN | MAX9636, MAX9638 only |  | 1 |  | 100 | nA |
| Turn-On Time | ton | $V_{S H D N}=0 V \text { to } 3 V \text { (MAX9636, MAX9638 }$ only) |  | 60 |  |  | $\mu \mathrm{s}$ |
| Power-Up Time | tup | VDD $=0 \mathrm{~V}$ to 3.3 V |  | 18 |  |  | $\mu \mathrm{s}$ |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Temperature limits are guaranteed by design.
Note 3: Parameter is guaranteed by design.

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{I N+}=\mathrm{V}_{I N}-=\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{DD}} / 2, \overline{\mathrm{SHDN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


INPUT OFFSET VOLTAGE vs. SUPPLY VOLTAGE VCM = VDD/2


OUTPUT VOLTAGE LOW vs. SINK CURRENT
VDD $=3.3 \mathrm{~V}$



INPUT BIAS CURRENT
vs. COMMON-MODE VOLTAGE


OUTPUT VOLTAGE LOW vs. SINK CURRENT



OUTPUT VOLTAGE LOW vs. SINK CURRENT


OUTPUT VOLTAGE HIGH vs. SOURCE CURRENT


## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

Typical Operating Characteristics (continued)
$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{I N+}=\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{DD}} / 2, \overline{\mathrm{SHDN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


OPEN-LOOP GAIN AND PHASE
vs. FREQUENCY



OUTPUT VOLTAGE HIGH vs. SOURCE CURRENT


COMMON-MODE REJECTION RATIO vS. FREQUENCY


DC POWER-SUPPLY REJECTION RATIO vs. TEMPERATURE



DC COMMON-MODE REJECTION RATIO vs. TEMPERATURE


INPUT VOLTAGE NOISE vs. FREQUENCY


## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

$\left(\overline{V_{D D}}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{I N+}=\mathrm{V}_{I N}-=\mathrm{V}_{C M}=\mathrm{V}_{D D} / 2, R_{L}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{DD}} / 2, \overline{S H D N}=\mathrm{V}_{D D}, T_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



TOTAL HARMONIC DISTORTION vs. INPUT VOLTAGE AMPLITUDE
$V_{D D}=5.5 \mathrm{~V}, A_{0}=1 \mathrm{~V} / \mathrm{V}$



# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps 

Typical Operating Characteristics (continued)
$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}+=\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{DD}} / 2, \overline{\mathrm{SHDN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


STABILITY vs. CAPACITIVE AND RESISTIVE LOAD
Rp IN PARALLEL WITH CL


STABILITY vs. CAPACITIVE AND RESISTIVE LOAD RISO IN SERIES WITH CLoad




100 $\mu \mathrm{s} / \mathrm{div}$

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps



Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { MAX9636 } \\ \text { (6 SC70) } \end{gathered}$ | MAX9637 <br> (8 SC70) | $\begin{aligned} & \text { MAX9638 } \\ & \text { (10 UTQFN) } \end{aligned}$ |  |  |
| 1 | - | - | $\mathrm{IN+}$ | Positive Input |
| - | 3 | 4 | INA+ | Positive Input A |
| - | 5 | 2 | INB+ | Positive Input B |
| 2 | 4 | 5 | VSS | Negative Power Supply. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to ground. |
| 3 | - | - | IN- | Negative Input |
| - | 2 | 9 | INA- | Negative Input A |
| - | 6 | 3 | INB- | Negative Input B |
| 4 | - | - | OUT | Output |
| - | 1 | 8 | OUTA | Output A |
| - | 7 | 10 | OUTB | Output B |
| - | - | 6 | $\overline{\text { SHDNA }}$ | Active-Low Shutdown A |
| - | - | 7 | $\overline{\text { SHDNB }}$ | Active-Low Shutdown B |
| 5 | - | - | $\overline{\text { SHDN }}$ | Active-Low Shutdown |
| 6 | 8 | 1 | VDD | Positive Power Supply. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to ground. |

# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps 


#### Abstract

Detailed Description The MAX9636/MAX9637/MAX9638 are single-supply, CMOS input op amps. They feature wide bandwidth at low quiescent current, making them suitable for a broad range of battery-powered applications such as portable medical instruments, portable media players, and smoke detectors. A combination of extremely low input bias currents, low input current noise, and low input voltage noise allows interface to high-impedance sources such as photodiode and piezoelectric sensors. These devices are also ideal for general-purpose signal processing functions such as filtering and amplification in a broad range of portable, battery-powered applications.

The devices' operational common-mode range extends 0.1 V beyond the supply rails, allowing for a wide variety of single-supply applications.

The ICs also feature low quiescent current and a shutdown mode that greatly reduces quiescent current while the device is not operational. This makes the device suitable for portable applications where power consumption must be minimized.

\section*{Rail-to-Rail Input Stage}

The operational amplifiers have parallel-connected nand p-channel differential input stages that combine to accept a common-mode range extending 100 mV beyond the supply rails. The $n$-channel stage is active for common-mode input voltages typically greater than (VDD-1.2V), and the p-channel stage is active for com-mon-mode input voltages typically less than (VDD - 1.4V). A small transition region exists, typically VDD - 1.4 to VDD - 1.2 V , during which both pairs are on.


Rail-to-Rail Output Stage
The maximum output voltage swing is load dependent. However, it is guaranteed to be within 100 mV of the positive rail even with 3 mA of load current. To maximize the output current sourcing capability, these parts do not come with built-in short-circuit protection. If loads heavier than $600 \Omega$ must be driven, then ensure that the maximum allowable power dissipation is not exceeded (see the Absolute Maximum Ratings section).

Low Input Bias Current
This op-amp family features ultra-low 0.1pA (typ) input bias current and guaranteed maximum current of $\pm 50 \mathrm{pA}$ over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ when the input common-mode voltage is at midrail. For the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range, the variation in the input bias current is small with changes in the input voltage due to very high input impedance (in the order of $100 \mathrm{G} \Omega$ ).

Power-Up Time
The ICs typically require a power-up time of $18 \mu$ s. Supply settling time depends on the supply voltage, the value of the bypass capacitor, the output impedance of the incoming supply, and any lead resistance or inductance between components. Op amp settling time depends primarily on the output voltage and is slew-rate limited. The output settles in approximately $11.5 \mu \mathrm{~s}$ for VDD $=3 \mathrm{~V}$ and V OUT $=$ VDD/2V (see the Power-Up Time graph in the Typical Operating Characteristics section).

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

## Driving Capacitive Loads

The ICs have a high tolerance for capacitive loads. In unity-gain configuration, the op amps can typically drive up to 300 pF pure capacitive load. Increasing the gain enhances the amplifier's ability to drive greater capacitive loads. In unity-gain configurations, capacitive load drive can be improved by inserting a small ( $5 \Omega$ to $30 \Omega$ ) isolation resistor, RISO, in series with the output, as shown in Figure 1. This significantly reduces ringing while maintaining DC performance for purely capacitive loads. However, if the load also has a resistive component then a voltage-divider is created, introducing a direct current (DC) error at the output. The error introduced is proportional to the ratio RISO/RL, which is usually negligible in most cases. Applications that cannot tolerate this slight DC error can use an alternative approach of providing stability by placing a suitable resistance in parallel with the capacitive load as shown in Figure 2 (see the Typical Operating Characteristics section for graphs of the stable operating region for various capacitive loads vs. resistive loads). While this approach of adding a resistor parallel to the load does not introduce DC error, it nevertheless reduces the output swing proportionally.


Figure 1. Using a Series Resistor to Isolate the Capacitive Load from the Op Amp

## High-Impedance

 Sensor Front-EndsThe ICs interface to both current-output sensors, such as photodiodes (Figure 3), and high-impedance voltage sources, such as piezoelectric sensors. For currentoutput sensors, a transimpedance amplifier is the most noise-efficient method for converting the input signal to a voltage. High-value feedback resistors are commonly chosen to create large gains, while feedback capacitors help stabilize the amplifier by cancelling any poles introduced in the feedback function by the highly capacitive sensor or cabling. A combination of low-current noise and low-voltage noise is important for these applications. Take care to calibrate out photodiode dark current if DC accuracy is important. The high bandwidth and slew rate also allows AC signal processing in certain medical photodiode sensor applications such as pulse oximetry.
For voltage-output sensors, a noninverting amplifier is typically used to buffer and/or apply a small gain to the input voltage signal. Due to the extremely high impedance of the sensor output, a low input bias current with minimal temperature variation is very important for these applications.


Figure 2. Using a Parallel Resistor to Degenerate the Effect of the Capacitive Load and Increase Stability


Figure 3. The MAX9636 in a Sensor Preamp Configuration

# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps 

For best performance, follow standard high-impedance layout techniques, which include the following:

- Using shielding techniques to guard against parasitic leakage paths. For example, put a trace connected to the noninverting input around the inverting input.
- Minimizing the amount of stray capacitance connected to op amp's inputs to improve stability. To achieve this, minimize trace lengths and resistor leads by placing external components as close as possible to the package.
- Use separate analog and digital power supplies.


## Applications Information

## Shutdown Operation

The MAX9636/MAX9638 feature an active-low shutdown mode that sends the inputs and output into high impedance and substantially lowers the quiescent current.

## Active-Low Input

The shutdown active-low (VIL) and high (VIH) threshold voltages are designed for ease of integration with digital controls, such as microcontroller outputs. These thresholds are independent of supply, eliminating the need for external pulldown circuitry.

Output During Shutdown
The MAX9636/MAX9638 output is in a high-impedance state while $\overline{\mathrm{SHDN}}$ is low. The device structure limits the output leakage current in this state to $0.01 \mu \mathrm{~A}$ when the output is between OV to VDD.
$\qquad$
The MAX9636/MAX9637/MAX9638 are low-power amplifiers ideal for driving high to medium-resolution ADCs Figure 3 shows how the MAX9636 is connected to a photodiode, with the amplifier output connected to additional signal conditioning/filtering, or directly to the ADC. The MAX1286-MAX1289 family of low-power, 12-bit ADCs are ideal for connecting to the MAX9636/MAX9637/MAX9638.
The MAX1286-MAX1289 ADCs offer sample rates up to 150 ksps , with 3 V and 5 V supplies, as well as 1 - and 2 -channel options. These ADCs dissipate just $15 \mu \mathrm{~A}$ when sampling at 10ksps and $0.2 \mu \mathrm{~A}$ in shutdown. Offered in tiny 8 -pin SOT23 and $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ TDFN packages, the MAX1286-MAX1289 ADCs are an ideal fit to pair with the MAX9636/MAX9637/MAX9638 amplifiers in portable applications.

Similarly, the MAX1086-MAX1089 is a family of 10-bit pin-compatible low-power ADCs with the same $3 \mathrm{~V} / 5 \mathrm{~V}$, 1 - and 2-channel options. Table 1 details the amplifier and ADC pairings for single- and dual-channel applications.

Chip Information
PROCESS: BiCMOS

Table 1. Recommended Amplifiers/ADCs

| CHANNELS | AMPLIFIER | ADC |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3V, 10 BIT | 3V, 12 BIT | 5V, 10 BIT | 5V, 12 BIT |
| 1 | MAX9636 | MAX1089 | MAX1289 | MAX1088 | MAX1288 |
| 2 | MAX9637 | MAX1087 | MAX1287 | MAX1086 | MAX1286 |
| 2 | MAX9638 | MAX1087 | MAX1287 | MAX1086 | MAX1286 |

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 6 SC 70 | $\mathrm{X} 6 \mathrm{SN}+1$ | $\underline{\mathbf{2 1 - 0 0 7 7}}$ | $\underline{90-0189}$ |
| $8 \mathrm{SC70}$ | $\mathrm{X} 8 \mathrm{CN}+1$ | $\underline{\mathbf{2 1 - 0 4 6 0}}$ | $\underline{\underline{90-0348}}$ |
| 10 UTQFN | $\mathrm{V} 101 \mathrm{~A} 1 \mathrm{CN}+1$ | $\underline{\mathbf{2 1 - 0 0 2 8}}$ | $\underline{90-0287}$ |



# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps 

Package Information (continued)
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
notes,

1. ALL DIMENSIDNS ARE IN MILLIMETERS.
2. DIMENSIONS ARE INCLUSIVE DF PLATING
3. DIMENSIDNS ARE EXCLUSIVE OF MDLD FLASH \& METAL BURR.
4. CIPLANARITY 4 MILS. MAX.
5. FIDT LENGTH MEASURED AT intercept paint between datum "A" and lead surface. 6. MARKING IS FOR PACKAGE ORIENTATIUN REFERENCE $\quad$ UNLY.
6. LEAD CENTERLINES TI BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION " $e^{\prime}$, $\pm 0.05$ 8. ALL DIMENSIONS CDMPLY TD JEDEC MD-203.
7. ALL DIMENSIINS APPLY TO BOTH LEADED ( - ) AND LEAD FREE (+) PACKAGE codes.


SIDE VIEW


PACKAGE DUTLINE,
8L SC70, CDL PKG., NiPd

| APPROVAL | DOCUMENT CONTROL NO. | REV. | $1 / 1$ |
| :---: | :---: | :---: | :---: |
|  | $21-0460$ | B | 1 |

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

$\qquad$ Package Information (continued)
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", " $\#$ ", or " - " in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.


## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

## Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

NOTES:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. $N$ IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, but must be located within the zone indicated. The terminal \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 mm AND 0.25 mm FROM TERMINAL TIP.

ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. REFER TO JEDEC MO-248 AND MO-236.
8. WARPAGE SHALL NOT EXCEED 0.05 mm .
9. MARKING IS PACKAGE ORIENTATION PURPOSE ONLY.
10. DIMENSIONS APPLY TO PbFREE (+) PKG CODES ONLY.
11. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.05 mm .

| PKG | $10 \mathrm{~L} \quad 1.4 \times 1.8$ |  |  | N <br> D <br> T <br> E |
| :---: | :---: | :---: | :---: | :---: |
| REF. | MIN. | NDM. | MAX. |  |
| A | 0.45 | 0.50 | 0.55 |  |
| A1 | 0 | - | 0.05 |  |
| A3 | 0.127 REF |  |  |  |
| b | 0.15 | 0.20 | 0.25 |  |
| D | 1.30 | 1.40 | 1.50 |  |
| E | 1.70 | 1.80 | 1.90 |  |
| e | 0.40 BSC. |  |  |  |
| L | 0.35 | 0.40 | 0.45 |  |
| L1 | 0.45 | 0.50 | 0.55 |  |
| N | 10 |  |  |  |
| ND | 3 |  |  |  |
| NE | 2 |  |  |  |
| PKG. CDDE | V101A1CN-1; V101A1CN-2 |  |  |  |

TABLE 1


TABLE 2

Legend: Marked with bar $\square$ Blank space - no bar required
-DRAWING NOT TO SCALE-

Translation Table for Calendar Month Code



Tite:
PACKAGE OUTLINE, 10L ULTRA TQFN, $1.4 \times 1.8 \times 0.55 \mathrm{~mm}$, CHIP ON LEAD W/NiP'd

| APPROVAL | DOCUMENT CONTROL NO. <br> $21-0028$ | F | $2 / 2$ |
| :---: | :---: | :---: | :---: |

## 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $6 / 10$ | Initial release | - |
| 1 | $9 / 10$ | Removed future product references, updated Input Offset Voltage Drift <br> conditions, updated Output Short-Circuit Current typ value, updated Input <br> Current Noise Density typ value, and added Crosstalk parameter to the <br> Electrical Characteristics table, modified TOCs 12, 14, 19 | $1,2,3,5,6$ |
| 2 | $1 / 11$ | Corrected the MAX9637 pin configuration |  |

