



IXTD110N25T-8W $V_{DSS} = 250V$
**Trench Gate
Power MOSFET Die**

N-Channel Enhancement Mode

**Die Outline**

Dimensions in inches [mm]

Symbol	Test Conditions ¹	Maximum Ratings	
V_{DSS}	$T_J = 25^\circ\text{C}$ to 150°C	250	V
V_{GSM}		± 30	V
I_{D25}	$T_c = 25^\circ\text{C}$	110	A
T_{JM}		150	$^\circ\text{C}$

Symbol	Test Conditions ($T_j = 25^\circ\text{C}$, unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
BV_{DSS}	$V_{GS} = 0V$, $I_D = 250\mu\text{A}$, Note 1	250		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$, Note 1	2.5	4.5	V
I_{GSS}	$V_{GS} = \pm 20V$, $V_{DS} = 0V$, Note 1		± 200	nA
I_{DSS}	$V_{DS} = V_{DSS}$, $V_{GS} = 0V$, Note 1		5	μA
$R_{DS(on)}$	$V_{GS} = 10V$, $I_D = 0.5 \cdot I_{D25}$, Note 2 & 4		24	$\text{m}\Omega$

Symbol	Test Conditions ²	Characteristic Values ³		
		(T _J = 25°C, unless otherwise specified)	Min.	Typ.
g_{fs}	V _{DS} = 10V, I _D = 0.5 • I _{D25} , Note 4		65	110 S
C _{iss}	{ V _{GS} = 0V, V _{DS} = 25V, f = 1MHz	9400		pF
C _{oss}		851		pF
C _{rss}		55		pF
t _{d(on)}	{ Resistive Switching Times V _{GS} = 15V, V _{DS} = 0.5 • V _{DSS} , I _D = 0.5 • I _{D25} R _G = 2Ω (External)	19		ns
t _r		27		ns
t _{d(off)}		60		ns
t _f		27		ns
Q _{g(on)}	{ V _{GS} = 10V, V _{DS} = 0.5 • V _{DSS} , I _D = 25A	157		nC
Q _{gs}		40		nC
Q _{gd}		50		nC

Source-Drain Diode**Characteristic Values²**(T_J = 25 °C, unless otherwise specified)

Symbol	Test Conditions ²	Min.	Typ.	Max.
I _S	V _{GS} = 0V		110	A
I _{SM}	Repetitive, pulse width limited by T _{JM}		350	A
V _{SD}	I _F = 55A, V _{GS} = 0V,		1.2	V
T _{rr}	{ I _F = 55A, -di/dt = 250 A/μs V _R = 100 V	170		ns
Q _{RM}		2.3		μC
I _{RM}		27		A


Notes:

1. Tested 100% on wafer.
2. Not tested at the wafer level. Die must be properly attached to a suitable substrate, e.g. copper lead frame, in order to measure R_{DS(on)}.
3. The curves attached to this Data Sheet were derived using this die in the IXTH110N25T Trench Gate MOSFET package.
4. Pulse test, t ≤ 300 μs, duty cycle, d ≤ 2 %.


PRELIMINARY TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from data gathered during objective characterizations of preliminary engineering lots; but also may yet contain some information supplied during a pre-production design evaluation. IXYS reserves the right to change limits, test conditions, and dimensions without notice.


**Fig. 1. Output Characteristics
@ 25°C**




**Fig. 2. Extended Output Characteristics
@ 25°C**




**Fig. 3. Output Characteristics
@ 125°C**



**Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 55A$ Value
vs. Junction Temperature**



**Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 55A$ Value
vs. Drain Current**



**Fig. 6. Maximum Drain Current vs.
Case Temperature**











Fig. 7. Input Admittance**Fig. 8. Transconductance****Fig. 9. Forward Voltage Drop of Intrinsic Diode****Fig. 10. Gate Charge****Fig. 11. Capacitance**


**Fig. 12. Resistive Turn-on
Rise Time vs. Junction Temperature**




**Fig. 14. Resistive Turn-on
Switching Times vs. Gate Resistance**




**Fig. 16. Resistive Turn-off
Switching Times vs. Drain Current**



**Fig. 13. Resistive Turn-on
Rise Time vs. Drain Current**



**Fig. 15. Resistive Turn-off
Switching Times vs. Junction Temperature**



**Fig. 17. Resistive Turn-off
Switching Times vs. Gate Resistance**

