


NANDxxGW3C2B

4-Gbit, 8-Gbit, 2112-byte page, 3 V supply, multilevel, multiplane, NAND flash memory

Features

- High density multilevel cell (MLC) flash memory
 - 4, 8 Gbits of memory array
 - 256, 512 Mbits of spare area
 - Cost-effective solutions for mass storage applications
- NAND interface
 - x8 bus width
 - Multiplexed address/data
- Supply voltage: V_{DD} = 2.7 to 3.6 V
- Page size: (2048 + 64 spare) bytes
- Block size: (256K + 8K spare) bytes
- Multiplane architecture
 - Array split into two independent planes
 - Program, erase, copy back operations can be performed on both planes simultaneously
- Memory cell array:
 - (2 K + 64) bytes x 128 pages x 2048 blocks (4-Gbit devices)
 - (2 K + 64) bytes x 128 pages x 4096 blocks (8-Gbit devices)
- Page read/program
 - Random access: 60 μs (max)
 - Sequential access: 25 ns (min)
 - Page program operation time: 800 µs (typ)
- Multipage program time (2 pages): 800 µs (typ)
- Copy-back program
 - Fast page copy
- Fast block erase
 - Block erase time: 2.5 ms (typ)



- Multiblock erase time (2 blocks): 2.5 ms (typ)
- Status register
- Electronic signature
- Serial number option
- Chip enable 'don't care'
- Data protection
 - Hardware program/erase locked during power transitions
- Development tools
 - Error correction code models
 - Bad block management and wear leveling algorithm
 - HW simulation models
- Data integrity
 - 10,000 program/erase cycles (with ECC)
 - 10 years data retention
- ECOPACK[®] packages available

Contents

1	Desc	ription
2	Mem	ory array organization11
	2.1	Bad blocks
3	Sign	al descriptions
	3.1	Inputs/outputs (I/O0-I/O7)
	3.2	Address Latch Enable (AL)
	3.3	Command Latch Enable (CL)
	3.4	Chip Enable (E)
	3.5	Read Enable (R)
	3.6	Write Enable (W)
	3.7	Write Protect (WP)
	3.8	Ready/Busy (RB)
	3.9	V _{DD} supply voltage
	3.10	V _{SS} ground
4	Bus	operations15
	4.1	Command input
	4.2	Address input
	4.3	Data input
	4.4	Data output
	4.5	Write protect
	4.6	Standby
5	Com	mand set
6	Devi	ce operations
	6.1	Single plane operations
		6.1.1 Page read
		6.1.2 Page program
		6.1.3 Block erase
		6.1.4 Copy-back program

NANDxxGW3C2B

	6.2	Multiplane operations
		6.2.1 Multiplane page program
		6.2.2 Multiplane erase
		6.2.3 Multiplane copy back program
	6.3	Reset
	6.4	Read status register
		6.4.1 Write protection bit (SR7)
		6.4.2 P/E/R controller bit (SR6)
		6.4.3 Error bit (SR0)
	6.5	Read electronic signature
7	Data	protection 32
8	Write	e protect operation
9	Soft	vare algorithms
	9.1	Bad block management 34
	9.2	NAND flash memory failure modes
	9.3	Garbage collection
	9.4	Wear-leveling algorithm 37
	9.5	Hardware simulation models
		9.5.1 Behavioral simulation models
		9.5.2 IBIS simulations models
10	Prog	ram and erase times and endurance cycles
11	Maxi	mum ratings
12	DC a	nd AC parameters41
	12.1	Ready/Busy signal electrical characteristics 50
13	Pack	age mechanical 52
14	Orde	ring information54
15	Revi	sion history

List of tables

rable 1.	Device summary	/
Table 2.	Signal names	8
Table 3.	Valid blocks	. 11
Table 4.	Bus operations	. 16
Table 5.	Address insertion	. 16
Table 6.	Address definitions	. 16
Table 7.	Command set	. 17
Table 8.	Paired page address information	. 21
Table 9.	Status register bits	. 29
Table 10.	Device identifier codes	. 30
Table 11.	Electronic signature	. 30
Table 12.	Electronic signature byte 3	. 31
Table 13.	Electronic signature byte 4	
Table 14.	Electronic signature byte 5	. 32
Table 15.	Block failure	. 35
Table 16.	Program and erase times and program erase endurance cycles	
Table 17.	Absolute maximum ratings	. 40
Table 18.	Operating and AC measurement conditions	
Table 19.	Capacitance	. 41
Table 20.	DC characteristics	
Table 21.	AC characteristics for command, address, data input	
Table 22.	AC characteristics for operations	
Table 23.	TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data	
Table 24.	LGA52 12 x 17 mm, 1 mm pitch, package mechanical data	
Table 25.	Ordering information scheme	. 54
Table 26	Document revision history	55

List of figures

Figure 1.	Logic block diagram	7
Figure 2.	Logic diagram	8
Figure 3.	TSOP48 connections	
Figure 4.	LGA52 connections (top view through package)	
Figure 5.	Memory array organization	12
Figure 6.	Random data output	19
Figure 7.	Page program operation	20
Figure 8.	Random data input during sequential data input	23
Figure 9.	Block erase operation	24
Figure 10.	Copy back program operation (without readout of data)	24
Figure 11.	Copy back program operation (with readout of data)	25
Figure 12.	Copy back program operation with random data input	25
Figure 13.	Multiplane page program operation	26
Figure 14.	Multiplane erase operation	27
Figure 15.	Multiplane copy back program operation	28
Figure 16.	Data protection	
Figure 17.	Program enable waveform	33
Figure 18.	Program disable waveform	
Figure 19.	Erase enable waveform	
Figure 20.	Erase disable waveform	
Figure 21.	Bad block management flowchart	36
Figure 22.	Garbage collection	
Figure 23.	Command latch AC waveforms	
Figure 24.	Address latch AC waveforms	
Figure 25.	Data input latch AC waveforms	
Figure 26.	Sequential data output after read AC waveforms	
Figure 27.	Read status register AC waveforms	
Figure 28.	Read electronic signature AC waveforms	
Figure 29.	Page read operation AC waveforms	
Figure 30.	Page program AC waveforms	
Figure 31.	Block erase AC waveforms	
Figure 32.	Reset AC waveforms	
Figure 33.	Ready/Busy AC waveform	
Figure 34.	Ready/Busy load circuit	
Figure 35.	Resistor value versus waveform timings for Ready/Busy signal	
Figure 36.	TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package outline	
Figure 37	LGA52.12 v.17 mm, 1 mm nitch, nackage outline	53

Description NANDxxGW3C2B

1 Description

The NANDxxGW3C2B are multilevel cell (MLC) devices from the NAND flash 2112-byte page family of non-volatile flash memories. The NAND04GW3C2B has a density of 4 Gbits and the NAND08GW3C2B has a density of 8 Gbits. The devices operate from a 3 V power supply.

The address lines are multiplexed with the data input/output signals on a multiplexed x8 input/output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased up to 10,000 cycles (with error correction code (ECC) on). The devices also have hardware security features; a write protect pin is available to provide hardware protection against program and erase operations.

The devices feature an open-drain, ready/busy output that identifies if the program/erase/read (P/E/R) controller is currently active. The use of an open-drain output allows the ready/busy pins of several memories to be connected to a single pull-up resistor.

The memory array is split into 2 planes of 2048 (4-Gbit devices) or 4096 (8-Gbit devices) blocks each. This multiplane architecture makes it possible to program 2 pages at a time (one in each plane), to erase 2 blocks at a time (one in each plane), or to read 2 pages at a time (one in each plane) dividing by two the average program, erase, and read times.

The devices have the Chip Enable 'don't care' feature, which allows the bus to be shared between more than one memory at the same time, as Chip Enable transition during the latency time do not stop the read operation. Program and erase operations can never be interrupted by Chip Enable transition.

There is the option of a unique identifier (serial number), which allows the NAND04GW3C2B and NAND08GW3C2B to be uniquely identified. It is subject to an NDA (non-disclosure agreement) and is, therefore, not described in the datasheet. For more details of this option contact your nearest Numonyx sales office.

The devices are available in TSOP48 (12×20 mm) and LGA52 ($12 \times 17 \times 0.65$ mm) packages. They are shipped from the factory with block 0 always valid and the memory content bits, in valid blocks, erased to '1'.


Refer to the list of available part numbers and to *Table 25: Ordering information scheme* for information on how to order these options.

NANDxxGW3C2B Description

Table 1. Device summary

								Timings				
Part number	Density	Bus width	Page size	Block size	Memory array	Operating voltage (V _{DD})	Random access time (max)	Sequentia I access time (min)	Page program (typ)	Block erase (typ)	Package	
NAND0 4GW3C 2B	4 Gbits	x8	2048+ 64 bytes	256K + 8K bytes	128 pages x 2048 blocks	2.7 to 3.6 V	25 ns	60 µs	800 µs	2.5 ms	TSOP48	
NAND0 8GW3C 2B	8 Gbits	x8	2048+ 64 bytes	256K + 8K bytes	128 pages x 4096 blocks	2.7 to 3.6 V	25 ns	60 µs	800 µs	2.5 ms	TSOP48 LGA52	

Figure 1. Logic block diagram



Description NANDxxGW3C2B

Figure 2. Logic diagram





Table 2. Signal names

Signal	Function	Direction
I/O0 - I/O7	Data input/outputs	Input/output
CL	Command Latch Enable	Input
AL	Address Latch Enable	Input
Ē	Chip Enable	Input
R	Read Enable	Input
W	Write Enable	Input
WP	Write Protect	Input
R₿	Ready/Busy (open drain output)	Output
V _{DD}	Power supply	Power supply
V _{SS}	Ground	Ground
NC	No connection	-
DU	Do not use	-

NANDxxGW3C2B Description

Figure 3. TSOP48 connections



Numonyx 9/56

Description NANDxxGW3C2B




Figure 4. LGA52 connections (top view through package)

Memory array organization 2

The memory array is comprised of NAND structures where 32 cells are connected in series.

It is organized into blocks where each block contains 128 pages. The array is split into two areas, the main area and the spare area. The main area of the array stores data, whereas the spare area typically stores software flags or bad block identification.

The pages are split into a 2048-byte main area and a spare area of 64 bytes. Refer to Figure 5: Memory array organization.

2.1 **Bad blocks**

The NAND04GW3C2B and NAND08GW3C2B devices may contain bad blocks, where the reliability of blocks that contain one or more invalid bits is not guaranteed. Additional bad blocks may develop during the lifetime of the device.

The bad block information is written prior to shipping (refer to Section 9.1: Bad block management for more details).

Table 3: Valid blocks shows the minimum number of valid blocks. The values shown include both the bad blocks that are present when the device is shipped and the bad blocks that could develop later on.


These blocks need to be managed using bad blocks management and block replacement (refer to Section 9: Software algorithms).

Table 3. Valid blocks

Density of device	Minimum	Maximum
4 Gbits	2008	2048
8 Gbits	4016	4096

🔰 numonyx 11/56

Figure 5. Memory array organization



NANDxxGW3C2B Signal descriptions

3 Signal descriptions

See Figure 1: Logic block diagram, and Table 2: Signal names for a brief overview of the signals connected to this device.

3.1 Inputs/outputs (I/O0-I/O7)

Input/outputs 0 to 7 are used to input the selected address, output the data during a read operation, or input a command or data during a write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

3.2 Address Latch Enable (AL)

The Address Latch Enable activates the latching of the address inputs in the command interface. When AL is High, the inputs are latched on the rising edge of Write Enable.

3.3 Command Latch Enable (CL)

The Command Latch Enable activates the latching of the command inputs in the command interface. When CL is High, the inputs are latched on the rising edge of Write Enable.

3.4 Chip Enable (\overline{E})

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low, V_{IL} , the device is selected. If Chip Enable goes High, V_{IH} , while the device is busy, the device remains selected and does not go into standby mode.

3.5 Read Enable (\overline{R})

The Read Enable pin, \overline{R} , controls the sequential data output during read operations. Data is valid t_{RLQV} after the falling edge of \overline{R} . The falling edge of \overline{R} also increments the internal column address counter by one.

3.6 Write Enable (\overline{W})

The Write Enable input, \overline{W} , controls writing to the command interface, input address, and data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of 10 μ s (min) is required before the command interface is ready to accept a command. It is recommended to keep Write Enable High during the recovery time.

numonyx 13/56

Signal descriptions NANDxxGW3C2B

3.7 Write Protect (WP)

The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low, V_{IL} , the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, V_{II}, during power-up and power-down.

3.8 Ready/Busy (\overline{RB})

The Ready/Busy output, $R\overline{B}$, is an open-drain output that can identify if the P/E/R controller is currently active.

When Ready/Busy is Low, V_{OL} , a read, program or erase operation is in progress. When the operation completes, Ready/Busy goes High, V_{OH} .

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low indicates that one, or more, of the memories is busy.

During power-up and power-down a minimum recovery time of 10 μ s is required before the command interface is ready to accept a command. During this period the Ready/Busy signal is Low, V_{OI} .

Refer to Section 12.1: Ready/Busy signal electrical characteristics for details on how to calculate the value of the pull-up resistor.

3.9 V_{DD} supply voltage

V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for operations (read, program and erase).

An internal voltage detector disables all functions whenever V_{DD} is below V_{LKO} (see *Table 20: DC characteristics*) to protect the device from any involuntary program/erase during power transitions.

Each device in a system should have V_{DD} decoupled with a 0.1 μ F capacitor. The PCB track widths should be sufficient to carry the required program and erase currents.

3.10 V_{SS} ground

Ground, V_{SS} , is the reference for the power supply. It must be connected to the system around.

NANDxxGW3C2B Bus operations

4 Bus operations

There are six standard bus operations that control the memory. Each of these is described in this section. See the summary in *Table 4: Bus operations*.

Typically, glitches of less than 3 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

4.1 Command input

Command input bus operations give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 are used to input commands.

See Figure 23 and Table 21 for details of the timings requirements.

4.2 Address input

Address input bus operations input the memory addresses. Five bus cycles are required to input the addresses (refer to *Table 5: Address insertion*).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.

See Figure 24 and Table 21 for details of the timings requirements.

4.3 Data input

Data input bus operations input the data to be programmed. Data is only accepted when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.

See Figure 25 and Table 21 for details of the timing requirements.

4.4 Data output

Data output bus operations read the data in the memory array, the status register, the electronic signature, and the unique identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low.

The data is output sequentially using the Read Enable signal.

If the Read Enable pulse frequency is lower then 33 MHz (t_{RLRL} higher than 30 ns), the output data is latched on the rising edge of Read Enable signal (see *Figure 26: Sequential data output after read AC waveforms*).

Bus operations NANDxxGW3C2B

For higher frequencies (t_{RLRL} lower than 30 ns), the extended data out (EDO) mode must be considered. In this mode, data output is valid on the input/output bus for a time of t_{RLQX} after the falling edge of Read Enable signal (see *Figure 26: Sequential data output after read AC waveforms*).

See Table 22: AC characteristics for operations, for details on the timings requirements.

4.5 Write protect

Write protect bus operations protect the memory against program or erase operations. When the Write Protect signal is Low the device does not accept program or erase operations, therefore, the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection, even during power-up.

4.6 Standby

The memory enters standby mode by holding Chip Enable, \overline{E} , High for at least 10 μ s. In standby mode, the device is deselected, outputs are disabled and power consumption is reduced.

Table 4. Bus operations

Bus operation	Ē	AL	CL	R	W	WP	I/O0 - I/O7
Command input	V_{IL}	V_{IL}	V_{IH}	V _{IH}	Rising	X ⁽¹⁾	Command
Address input	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Rising	Х	Address
Data input	V _{IL}	V _{IL}	V _{IL}	V _{IH}	Rising	V _{IH}	Data input
Data output	V _{IL}	V _{IL}	V _{IL}	Falling	V _{IH}	Х	Data output
Write protect	Х	Х	Х	Х	Х	V _{IL}	Х
Standby	V _{IH}	Х	Х	Х	Х	V_{IL}/V_{DD}	Х

^{1.} $\overline{\text{WP}}$ must be V_{IH} when issuing a program or erase command.

Table 5. Address insertion⁽¹⁾

Bus cycle	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	1/00
1st	A7	A6	A5	A4	А3	A2	A1	A0
2nd	V _{IL}	V _{IL}	V _{IL}	V _{IL}	A11	A10	A9	A8
3rd	A19	A18	A17	A16	A15	A14	A13	A12
4th	A27	A26	A25	A24	A23	A22	A21	A20
5th	V _{IL} /A30 ⁽²⁾	A29	A28					

^{1.} Any additional address input cycles are ignored.

Table 6. Address definitions

Address	Definition
A0 - A11	Column address
A12 - A18	Page address
A19 - A30 ⁽¹⁾	Block address

^{1.} A30 is only used for 8-Gbit devices.

^{2.} V_{II} for 4-Gbit devices, A30 for 8-Gbit devices.

NANDxxGW3C2B Command set

5 Command set

All bus write operations to the device are interpreted by the command interface. The commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is High. Device operations are selected by writing specific commands to the command register. The two-step command sequences for program and erase operations are imposed to maximize data security.

The commands are summarized in Table 7: Command set.

Table 7. Command set

Function	1st cycle	2nd cycle	3rd cycle	4th cycle	Acceptable during command busy
Page Read	00h	30h			
Read for Copy Back	00h	35h			
Read ID	90h				
Reset	FFh				Yes
Page Program	80h	10h			
Multiplane Page Program	80h	11h	81h	10h	
Copy Back Program	85h	10h			
Multiplane Copy Back Program	85h	11h	81h	10h	
Block Erase	60h	D0h			
Multiplane Block Erase	60h	60h	D0h		
Read Status Register	70h				Yes
Random Data Input	85h				
Random Data Output	05h	E0h			

6 Device operations

6.1 Single plane operations

This section gives the details of the single plane device operations.

6.1.1 Page read

At power-up the device defaults to read mode. To enter read mode from another mode the Read command must be issued, see *Table 7: Command set*. Once a Read command is issued, subsequent consecutive read commands only require the confirm command code (30h).

After a first page read operation, the device stays in read mode and a second page read can be started by inputting 5 address cycles and a read confirm command.


Once a read command is issued, two types of operations are available: random read and sequential page read. The random read mode is enabled when the page address is changed.

After the first random read access, the page data (4224 bytes) is transferred to the page buffer in a time of t_{WHBH} (refer to *Table 22: AC characteristics for operations* for value). Once the transfer is complete, the Ready/Busy signal goes High. The data can then be read out sequentially (from the selected column address to last column address) by pulsing the Read Enable signal (see *Figure 29: Page read operation AC waveforms*).

The device can output random data in a page, instead of the consecutive sequential data, by issuing a Random Data Output command. The Random Data Output command can be used to skip some data during a sequential data output.

The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command. The Random Data Output command can be issued as many times as required within a page.

Figure 6. Random data output



6.1.2 Page program

The page program operation is the standard operation to program data to the memory array. Generally, data is programmed sequentially, however, the device does support random input within a page.

The memory array is programmed by page, however, partial page programming is allowed where any number of bytes (1 to 4224) can be programmed.

Only one consecutive partial page program operation is allowed on the same page (see *Table 16: Program and erase times and program erase endurance cycles*). After exceeding this a Block Erase command must be issued before any further program operations can take place in that page (see *Figure 7: Page program operation*).

When a program operation is abnormally aborted (such as during a power-down), the page data under program data as well as the paired page data may be damaged (see *Table 8: Paired page address information*).

Within a given block, the pages must be programmed sequentially and random page address programming is not allowed.

Figure 7. Page program operation




Table 8. Paired page address information

Paired pa	ge address	Paired page address			
00h	04h	01h	05h		
02h	08h	03h	09h		
06h	0Ch	07h	0Dh		
0Ah	10h	0Bh	11h		
0Eh	14h	0Fh	15h		
12h	18h	13h	19h		
16h	1Ch	17h	1Dh		
1Ah	20h	1Bh	21h		
1Eh	24h	1Fh	25h		
22h	28h	23h	29h		
26h	2Ch	27h	2Dh		
2Ah	30h	2Bh	31h		
2Eh	34h	2Fh	35h		
32h	38h	33h	39h		
36h	3Ch	37h	3Dh		
3Ah	40h	3Bh	41h		
3Eh	44h	3Fh	45h		
42h	48h	43h	49h		
46h	4Ch	47h	4Dh		
4Ah	50h	4Bh	51h		
4Eh	54h	4Fh	55h		
52h	58h	53h	59h		
56h	5Ch	57h	5Dh		
5Ah	60h	5Bh	61h		
5Eh	64h	5Fh	65h		
62h	68h	63h	69h		
66h	6Ch	67h	6Dh		
6Ah	70h	6Bh	71h		
6Eh	74h	6Fh	75h		
72h	78h	73h	79h		
76h	7Ch	77h	7Dh		
7Ah	7Eh	7Bh	7Fh		

Once the program operation has started the status register can be read using the Read Status Register command. During program operations the status register only flags errors for bits set to '1' that have not been successfully programmed to '0'.

During the program operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored. Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High.

The device remains in read status register mode until another valid command is written to the command interface.

Sequential input

To input data sequentially the addresses must be sequential and remain in one block.

For sequential input, each page program operation comprises five steps:

- 1. One bus cycle is required to set up the Page Program (sequential input) command (see *Table 7: Command set*)
- 2. Five bus cycles are then required to input the program address (refer to *Table 5: Address insertion*)
- 3. The data is loaded into the data registers
- 4. One bus cycle is required to issue the Page Program Confirm command to start the P/E/R controller. The P/E/R controller only starts if the data has been loaded in step 3
- 5. The P/E/R controller then programs the data into the array.

Random data input

During a sequential input operation, the next sequential address to be programmed can be replaced by a random address issuing a Random Data Input command. The following two steps are required to issue the command:

- 1. One bus cycle is required to setup the Random Data Input command (see Table 7).
- 2. Two bus cycles are then required to input the new column address (refer to Table 5).

Random data input operations can be repeated as often as required in any given page.




Figure 8. Random data input during sequential data input

6.1.3 Block erase

Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to '1'. All previous data in the block is lost.

An erase operation consists of three steps (refer to Figure 9: Block erase operation):


- One bus cycle is required to setup the Block Erase command. Only addresses A20 to A31 are valid while the addresses A13 to A19 are ignored
- 2. Three bus cycles are then required to load the address of the block to be erased. Refer to *Table 6: Address definitions* for the block addresses of each device
- 3. One bus cycle is required to issue the Block Erase Confirm command to start the P/E/R controller.

The erase operation is initiated on the rising edge of Write Enable, \overline{W} , after the Confirm command is issued. The P/E/R controller handles block erase and implements the verify process.

During the block erase operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored.

Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High. If the operation completes successfully, the write status bit SR0 is '0', otherwise it is set to '1' (refer to Section 6.4: Read status register).

Figure 9. Block erase operation



6.1.4 Copy-back program


The copy-back program with read for copy-back operation is configured to quickly and efficiently rewrite data stored in one page without data reloading when the bit error is not in data stored.

Since the time-consuming re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly-assigned free block. The copy-back operation is a sequential execution of read for copy-back and copy back program with the destination page address. A read operation with a 35h command in the address of the source page moves the entire 2112 bytes into the internal data buffer. When the device returns to the ready state ($R\overline{B}$ High), optional readout of data is allowed by pulsing \overline{R} to check ECC (see *Figure 11: Copy back program operation (with readout of data)*). The next bus write cycle of the command is given to input the target page address.

The actual programming operation begins after the Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the $R\overline{B}$ output, or the status bit (I/O 6) of the status register. When the copy back program is complete, the write status bit (I/O 0) can be checked. The command register remains in read status command mode until another valid command is written to the command register. During the copy back program, data modification is possible using Random Data Input command (85h) as shown in *Figure 12: Copy back program operation with random data input*.

The copy back program operation is only allowed within the same memory plane.


Figure 10. Copy back program operation (without readout of data)



Source Add Inputs Target Add Inputs I/O 10h 35h 00h **Data Outputs** Read Copy Back Code Read Status Register tBLBH2 (Read Busy time RBBusy Busy ai09858c

Figure 11. Copy back program operation (with readout of data)

Figure 12. Copy back program operation with random data input



6.2 Multiplane operations

6.2.1 Multiplane page program

The devices support multiplane page program, that allows the programming of two pages in parallel, one in each plane.

A multiplane page program operation requires two steps:

- 1. The first step loads serially up to two pages of data (4224 bytes) into the data buffer. It requires:
 - One clock cycle to set up the Page Program command (see Section : Sequential input)
 - Five bus write cycles to input the first page address and data. The address of the first page must be within the first plane (A19 = 0)
 - One bus write cycle to issue the page program confirm code. After this the device is busy for a time of t_{BLBH5}
 - When the device returns to the ready state (ready/busy high), a multiplane page program setup code must be issued, followed by the second page address (5 write cycles) and data. The address of the second page must be within the second

plane (A19=1), and A8 to A2 must be the address bits loaded during the first address insertion


The second step programs, in parallel, the two pages of data loaded into the data buffer into the appropriate memory pages. It is started by issuing a Program Confirm command.

As for standard page program operations, the device supports random data input during both data loading phases.

Once the multiplane page program operation has started, maintaining a delay of t_{BLBH5}, the status register can be read using the Read Status Register command.

If the first or second page program fails, the fail bit of the status register is set: the device supports a pass/fail status of each plane (IO0: total; IO1: plane0; IO2: plane1).

Figure 13. Multiplane page program operation



- 1. No command between 11h and 81h is permitted except 70h and FFh.
- 2. A30 is only used for 8-Gbit devices.

6.2.2 Multiplane erase


The multiplane erase operation allows the erasure of two blocks in parallel, one in each plane (refer to *Figure 14: Multiplane erase operation* for details of the sequence).

The Block Erase Setup command (60h) must be issued two times, each time followed by the 1st and 2nd block address cycles, respectively (3 cycles for each time). As for block erase operation, the Erase Confirm command (D0h) makes this operation start. No dummy busy time is required between the first and second block address cycles insertion.

Address limitation required for a multiplane program applies also to multiplane erase. The operation progress can also be checked as for multiplane program operation.

If the first or second block erase fails, the fail bit of the status register is set: the device supports a pass/fail status of each plane (IO0: total; IO1: plane0; IO2: plane1).





6.2.3 Multiplane copy back program

The two-plane copy back program operation is an extension of the copy back program operation, which is for a single plane with 2112-byte page registers. As the device is equipped with two memory planes, this operation activates the two sets of 2112 bytes.




Figure 15. Multiplane copy back program operation

1. A30 is only used for 8-Gbit devices.

6.3 Reset

The Reset command reset the command interface and status register. If the Reset command is issued during any operation, the operation is aborted. If it is a program or erase operation that is being aborted, the contents of the memory locations being modified are no longer valid as the data is partially programmed or erased.

If the device has already been reset, then the new Reset command is not accepted.

The Ready/Busy signal goes Low for t_{BLBH4} after the Reset command is issued. The value of t_{BLBH4} depends on the operation that the device was performing when the command was issued. Refer to *Table 22: AC characteristics for operations* for the values.

6.4 Read status register

The device contains a status register that provides information on the current or previous program or erase operation. The various bits in the status register convey information and errors on the operation.

The status register is read by issuing the Read Status Register command. The status register information is present on the output data bus (I/O0-I/O7) on the falling edge of Chip

Enable, or Read Enable, whichever occurs last. When several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip Enable or Read Enable signals to update the contents of the status register.

After the Read Status Register command has been issued, the device remains in read status register mode until another command is issued. Therefore, if a Read Status Register command is issued during a random read cycle a new read command must be issued to continue with a page read operation.

Refer to *Table 9* which summarizes status register bits and should be read in conjunction with the following text descriptions.

Table 9. Status register bits

1/0	Page program (SP/DP)	Block erase (SD/DP)	Page read	Definition
0	Pass/fail	Pass/fail	NA	Pass: '0', Fail: '1'
1	Plane 0: pass/fail	Plane 0 Pass/fail	NA	Plane 0: Pass: '0', Fail: '1'
2	Plane 1: pass/fail	Plane 1 Pass/fail	NA	Plane 1: Pass: '0', Fail: '1'
3	NA	NA	NA	-
4	NA	NA	NA	_
5	NA	NA	NA	-
6	Ready/busy	Ready/busy	Ready/busy	Busy: '0', Ready: '1'
7	Write protect	Write protect	Write protect	Protected: '0', Not protected: '1'

6.4.1 Write protection bit (SR7)

The write protection bit can identify if the device is protected or not. If the write protection bit is set to '1' the device is not protected and program or erase operations are allowed. If the write protection bit is set to '0' the device is protected and program or erase operations are not allowed.

6.4.2 P/E/R controller bit (SR6)

Status register bit SR6 acts as a P/E/R controller bit, which indicates whether the P/E/R controller is active or inactive. When the P/E/R controller bit is set to '0', the P/E/R controller is active (device is busy); when the bit is set to '1', the P/E/R controller is inactive (device is ready).

6.4.3 Error bit (SR0)

The error bit identifies if any errors have been detected by the P/E/R controller. The error bit is set to '1' when a program or erase operation has failed to write the correct data to the memory. If the error bit is set to '0', the operation has completed successfully.

6.5 Read electronic signature

The device contains a manufacturer code and device code. The following three steps are required to read these codes:

- 1. One bus write cycle to issue the Read Electronic Signature command (90h)
- 2. One bus write cycle to input the address (00h)
- 3. Four bus read cycles to sequentially output the data (as shown in *Table 11: Electronic signature*).

Table 10. Device identifier codes

Device identifier cycle	Description	
1st	Manufacturer code	
2nd	Device identifier	
3rd	Internal chip number, cell type, etc.	
4th	Page size, block size, spare size organization	
5th	Multiplane information	

Table 11. Electronic signature

	Byte/word 1	Byte/word 2	Byte 3 (see <i>Table 12</i>)	Byte 4 (see <i>Table 13</i>)	Byte 5 (see <i>Table 14</i>)
Part number	Manufacturer code	Device code			
NAND04GW3C2B	20h	DCh	14h	A5h	24h
NAND08GW3C2B	20h	D3h	14h	A5h	34h

Table 12. Electronic signature byte 3

1/0	Definition	Value	Description
		0 0	1
1/04 1/00	Die/package	0 1	2
I/O1-I/O0		10	4
		11	8
		0 0	2-level cell
I/O3-I/O2	Cell type	0 1	4-level cell
1/03-1/02		1 0	8-level cell
		11	16-level cell
	Number of simultaneously programmed pages	0 0	1
1/05-1/04		0 1	2
1/05-1/04		1 0	4
		11	8
1/06	Interleaved programming between multiple devices	0	Not supported
		1	Supported
1/07	Write cache	0	Not supported
1/07	vviite cacrie	1	Supported

Table 13. Electronic signature byte 4

I/O	Definition	Value	Description
		0 0	1 Kbyte
1/04 1/00	Page size	0 1	2 Kbytes
I/O1-I/O0	(without spare area)	10	4 Kbytes
		11	8 Kbytes
I/O2	Spare area size	0	8
1/02	(byte/512 byte)	1	16
	Serial access time	0 0	50 ns
1/07 1/03		0 1	30 ns
I/O7, I/O3		1 0	25 ns
		11	Reserved
		0.0	64 Kbytes
1/05 1/04	Block size	0 1	128 Kbytes
I/O5-I/O4	(without spare area)	1 0	256 Kbytes
		11	512 Kbytes
1/06	Organization	0	x8
1/00	Organization	1	x16

Numonyx 31/56

Data protection NANDxxGW3C2B

Table 14. Electronic signature byte 5


I/O	Definition	Value	Description
I/O1 - I/O0	Reserved	0 0	
	Plane number	0 0	1 plane
1/03 - 1/02		0 1	2 planes
1/03 - 1/02		1 0	4 planes
		1 1	8 planes
		0 0 0	512 Mbits
		0 0 1	1 Gbit
		0 1 0	2 Gbits
1/06 - 1/04	Plane size	0 1 1	4 Gbits
1/06 - 1/04	(without redundant area)	1 0 0	8 Gbits
		1 0 1	Reserved
		1 1 0	Reserved
		1 1 1	Reserved
1/07	Reserved	0	

7 Data protection

The device has hardware features to protect against spurious program and erase operations. An internal voltage detector disables all functions whenever V_{CC} is below the V_{LKO} threshold. It is recommended to keep \overline{WP} at V_{IL} during power-up and power-down.

In the V_{DD} range from V_{LKO} to the lower limit of nominal range, the \overline{WP} pin should be kept Low (V_{IL}) to guarantee hardware protection during power transitions, as shown in *Figure 16*.

Figure 16. Data protection



32/56 № numonyx

8 Write protect operation

Erase and program operations are automatically reset when $\overline{\text{WP}}$ goes Low (t_{VLWH}= 100 ns). Erase and program operations are enabled and disabled as shown in *Figure 17*, *Figure 18*, *Figure 19*, and *Figure 20*.

If $\overline{\text{WP}}$ goes Low after the device has gone busy, the internal reset is executed and program/erase operation exits. The device becomes ready again after the internal reset sequence is executed. To avoid any corruption of stored data, $\overline{\text{WP}}$ must not go Low after the Confirm command. Any partial program/erase operation may modify stored data not only in the current page but also in the paired page, according to *Table 8: Paired page address information*.

Figure 17. Program enable waveform





Figure 18. Program disable waveform




Numonyx 33/56

Software algorithms NANDxxGW3C2B

WP R/B

Figure 19. Erase enable waveform

Figure 20. Erase disable waveform



9 Software algorithms

This section provides information on the software algorithms that Numonyx recommends implementing to manage the bad blocks and extend the lifetime of the NAND device.

NAND flash memories are programmed and erased by Fowler-Nordheim tunneling using high voltage. Exposing the device to high voltage for extended periods can cause the oxide layer to be damaged. For this reason, the number of program and erase cycles is limited (see *Table 16: Program and erase times and program erase endurance cycles* for value). To extend the number of program and erase cycles and to increase data retention, it is recommended to implement garbage collection and wear-leveling while the implementation of error correction code algorithms is mandatory.

To help integrate a NAND memory into an application, Numonyx can provide a full range of software solutions: file system, sector manager, drivers, and code management.

Contact the nearest Numonyx sales office or visit www.numonyx.com for more details.

9.1 Bad block management

Devices with bad blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A bad block does not affect the

NANDxxGW3C2B Software algorithms

performance of valid blocks because it is isolated from the bit line and common source line by a select transistor.

The devices are supplied with all the locations inside valid blocks erased (FFh). The bad block information is written prior to shipping. Any block, where the 1st byte in the spare area of the last page, does not contain FFh, is a bad block.

The bad block information must be read before any erase is attempted as the bad block Information may be erased. For the system to be able to recognize the bad blocks based on the original information it is recommended to create a bad block table following the flowchart shown in *Figure 21: Bad block management flowchart*.

9.2 NAND flash memory failure modes

NAND04GW3C2B and NAND08GW3C2B may contain bad blocks, where the reliability of blocks that contain one or more invalid bits is not guaranteed. Additional bad blocks may develop during the lifetime of the devices.

To implement a highly reliable system, all the possible failure modes must be considered:

Program/erase failure

in this case, the block has to be replaced by copying the data to a valid block. These additional bad blocks can be identified as attempts to program or erase them and give errors in the status register.

Because the failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block. The Copy Back Program command can be used to copy the data to a valid block. See *Figure 8:*Random data input during sequential data input for more details.

Read failure

in this case, ECC correction must be implemented. To efficiently use the memory space, it is recommended to recover single-bit errors in read by ECC, without replacing the whole block.

Refer to *Table 15* for the procedure to follow if an error occurs during an operation.

Table 15. Block failure

Operation	Procedure
Erase	Block replacement
Program	Block replacement or ECC (with 4 bits/528 bytes)
Read	ECC (with 4 bits/528 bytes)

Software algorithms NANDxxGW3C2B




Figure 21. Bad block management flowchart

9.3 Garbage collection

When a data page needs to be modified, it is faster to write to the first available page and mark the previous page as invalid. After several updates it is necessary to remove invalid pages to free some memory space.

To free this memory space and allow further program operations, it is recommended to implement a garbage collection algorithm. In a garbage collection software the valid pages are copied into a free area and the block containing the invalid pages is erased (see *Figure 22*).




Figure 22. Garbage collection

9.4 Wear-leveling algorithm

For write-intensive applications, it is recommended to implement a wear-leveling algorithm to monitor and spread the number of write cycles per block.

In memories that do not use a wear-leveling algorithm, not all blocks get used at the same rate. The wear-leveling algorithm ensures that equal use is made of all the available write cycles for each block.

There are two wear-leveling levels:

- 1. First level wear-leveling, where new data is programmed to the free blocks that have had the fewest write cycles
- 2. Second level wear-leveling, where long-lived data is copied to another block so that the original block can be used for more frequently changed data.

The second level wear-leveling is triggered when the difference between the maximum and the minimum number of write cycles per block reaches a specific threshold.

Software algorithms NANDxxGW3C2B

9.5 Hardware simulation models

9.5.1 Behavioral simulation models

Denali software corporation models are platform-independent functional models designed to assist customers in performing entire system simulations (typical VHDL/Verilog). These models describe the logic behavior and timings of NAND flash devices, and, therefore, allow software to be developed before hardware.

9.5.2 IBIS simulations models

I/O buffer information specification (IBIS) models describe the behavior of the I/O buffers and electrical characteristics of flash devices.

These models provide information such as AC characteristics, rise/fall times, and package mechanical data, all of which are measured or simulated at voltage and temperature ranges wider than those allowed by target specifications.

IBIS models are used to simulate PCB connections and can be used to resolve compatibility issues when upgrading devices. They can be imported into SPICETOOLS.

10 Program and erase times and endurance cycles

Table 16 shows the program and erase times and the number of program/erase cycles per block.

Table 16. Program and erase times and program erase endurance cycles

Parameters	Min	Тур	Max	Unit
Page program time		800	2,000	μs
Block erase time		2.5	10	ms
Program/erase cycles (per block (with ECC)	10,000			cycles
Data retention	10			years
Number of partial program cycles (NOP) within the same page (main array or spare array)			1	cycle

Maximum ratings NANDxxGW3C2B

11 Maximum ratings

Stressing the device above the ratings listed in *Table 17: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 17. Absolute maximum ratings

Symbol	Parameter	Val	lue	Unit
	Farameter	Min	Offit	
T _{BIAS}	Temperature under bias	- 50	125	°C
T _{STG}	Storage temperature	- 65	150	°C
V _{IO} ⁽¹⁾	Input or output voltage	- 0.6	4.6	V
V_{DD}	Supply voltage	- 0.6	4.6	V

^{1.} Minimum voltage may undershoot to -2 V for less than 20 ns during transitions on input and I/O pins. Maximum voltage may overshoot to V_{DD} + 2 V for less than 20 ns during transitions on I/O pins.

12 DC and AC parameters

This section summarizes the operating and measurement conditions as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristics tables are derived from tests performed under the measurement conditions summarized in *Table 18: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 18. Operating and AC measurement conditions

Parameter	Min	Max	Units	
Supply voltage (V _{DD})	2.7	3.6	V	
Ambient temperature (T.)	0	70	°C	
Ambient temperature (T _A)		85	°C	
Load capacitance (C _L) (1 TTL GATE and C _L)	5	50		
Input pulses voltages	0	V _{CC}	V	
Input and output timing ref. voltages	1	V		
Output circuit resistor R _{ref}	8.	8.35		
Input rise and fall times	;	5	ns	

Table 19. Capacitance⁽¹⁾

Symbol	Parameter	Test condition	Тур	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V		10	pF
C _{I/O}	Input/output capacitance	V _{IL} = 0 V		10	pF

^{1.} T_A = 25 °C, f = 1 MHz. C_{IN} and $C_{I/O}$ are not 100% tested.

Table 20. **DC** characteristics

Symbol	Parameter		Test conditions	Min	Тур	Max	Unit
I _{DD1}	Operating	Sequential read	t_{RLRL} minimum $\overline{E} = V_{IL}$, $I_{OUT} = 0$ mA	_	15	30	mA
I _{DD2}	current	Program	-	-	15	30	mA
I _{DD3}		Erase	-	-	15	30	mA
I _{DD4}	Standby curre	ent (TTL)	$E = V_{IH}, \overline{WP} = 0/V_{DD}$			1	mA
I _{DD5}	Standby current (CMOS)		$\overline{E} = V_{DD} - 0.2$ $\overline{WP} = 0/V_{DD}$	_	10	50	μΑ
ILI	Input leakage current		V _{IN} = 0 to 3.6 V	_	_	±10	μA
I _{LO}	Output leakage current		V _{OUT} = 0 to 3.6 V	_	_	±10	μA
V _{IH}	Input high v	oltage	-	2.0	_	V _{DD} + 0.3	V
V _{IL}	Input low v	oltage	-	-0.3	_	0.8	V
V _{OH}	Output high voltage level		I _{OH} = -400 μA	2.4	_	_	V
V _{OL}	Output low voltage level		I _{OL} = 2.1 mA	_	_	0.4	V
$I_{OL}(R\overline{B})$	Output low current (RB)		V _{OL} = 0.4 V	8	10		mA
V _{LKO}	V _{DD} supply voltage (erase and program lockout)		-	_	_	2.5	V

Table 21. AC characteristics for command, address, data input

Symbol	Alt. symbol	Parameter		Value	Unit	
t _{ALLWH}	4	Address Latch Low to Write Enable High	Al cotup time	Min	12	no
t _{ALHWH}	t _{ALS}	Address Latch High to Write Enable High	AL setup time	IVIIII	12	ns
t _{CLHWH}		Command Latch High to Write Enable High	CL patus time	N 4:	12	20
t _{CLLWH}	t _{CLS}	Command Latch Low to Write Enable High	CL setup time	Min	12	ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	Data setup time	Min	12	ns
t _{ELWH}	t _{CS}	Chip Enable Low to Write Enable High	E setup time		20	ns
t _{WHALH}	4	Write Enable High to Address Latch High	Al hold time	Min	5	ns
t _{WHALL}	t _{ALH}	Write Enable High to Address Latch Low	AL Hold time		5	115
t _{WHCLH}	4	Write Enable High to Command Latch High	CL hold time	Min	5	ns
t _{WHCLL}	t _{CLH}	Write Enable High to Command Latch Low	CL floid tillle		3	115
t _{WHDX}	t _{DH}	Write Enable High to Data Transition	Data hold time	Min	5	ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	E hold time Min		5	ns
t _{WHWL}	t_{WH}	Write Enable High to Write Enable Low W High hold time Min		Min	10	ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High W pulse width Min		12	ns	
t _{WLWL}	t _{WC}	Write Enable Low to Write Enable Low	Write cycle time	Min	25	ns

N numonyx 42/56

Table 22. AC characteristics for operations

Symbol Alt.		Parameter		Value			Unit
Symbol	symbol	Parameter		Min	Тур	Max	Onit
t _{ALLRL1}	4	Address Latch Low to Read Enable Low	Read electronic signature	10			ns
t _{ALLRL2}	t _{AR}	Address Later Low to Read Enable Low	Read cycle	10			ns
t _{BHRL}	t _{RR}	Ready/Busy High to Read	Enable Low	20			ns
t _{BLBH1}			Read busy time			60	μs
t _{BLBH2}	t _{PROG}	Ready/Busy Low to Ready/Busy High				2000	μs
t _{BLBH3}	t _{BERS}		Erase busy time			3	ms
		Reset Busy time, duri	ng ready			5	μs
		Reset Busy time, dur	ing read			20	μs
t _{BLBH4}	t _{RST}	Reset Busy time, durin	g program			20	μs
		Reset Busy time, duri	ng erase			500	μs
t _{BLBH5}	t _{CBSY}	Dummy Busy Time for Multip	plane operations		1	2	μs
t _{CLLRL}	t _{CLR}	Command Latch Low to Read Enable Low					ns
t _{DZRL}	t _{IR}	Data Hi-Z to Read Enable Low					ns
t _{EHQZ}	t _{CHZ}	Chip Enable High to Output Hi-Z				50	ns
t _{ELQV}	t _{CEA}	Chip Enable Low to Output Valid				25	ns
t _{RHRL}	t _{REH}	Read Enable High to Read Enable Low	High to Read Enable Low Read Enable High hold time				ns
t _{EHQX}	t _{COH}	Chip Enable High to Output Hold		15			ns
t _{RHQX}	t _{RHOH}	Read Enable High to Output Hold		15			ns
t _{RLQX}	t _{RLOH}	Read Enable Low to Output Hold (EDO m	node)	5			ns
t _{RHQZ}	t _{RHZ}	Read Enable High to C	Output Hi-Z			100	ns
t _{RLRH}	t _{RP}	Read Enable Low to Read Enable High	Read Enable pulse width	12			ns
t _{RLRL}	t _{RC}	Read Enable Low to Read Enable Low	Read cycle time	25			ns
	_	Dood Fachla Law to Output Valid	Read Enable access time			20	
t _{RLQV}	t _{REA}	Read Enable Low to Output Valid	Read ES access time ⁽¹⁾			20	ns
t _{WHBH}	t _R	Write Enable High to Ready/Busy High Read busy time				60	μs
t _{WHBL}	t _{WB}	Write Enable High to Ready/Busy Low				100	ns
t _{WHRL}	t _{WHR}	Write Enable High to Read Enable Low					ns
t _{WHWH} ⁽²⁾	t _{ADL}	Last Address latched on Data Loading tim	ne during program operations	70			ns
t _{VHWH} (3)		Write	tina a	100			ns
t _{VLWH} (3)	t _{WW}	Write protection	ume	100			ns

^{1.} ES = electronic signature.

^{2.} t_{WHWH} is the delay from Write Enable rising edge during the final address cycle to Write Enable rising edge during the first data cycle.

^{3.} \overline{WP} High to \overline{W} High during program/erase enable operations or \overline{WP} Low to \overline{W} High during program/erase disable operations.

Figure 23. Command latch AC waveforms




Figure 24. Address latch AC waveforms




Figure 25. Data input latch AC waveforms





Figure 26. Sequential data output after read AC waveforms



- 1. CL and AL are Low, $V_{IL},$ and \overline{W} is High, $V_{IH}.$
- 2. t_{RHQX} is applicable for frequencies lower than 33 MHz (for instance, t_{RLRL} lower than 30 ns).
- 3. t_{RLQX} is applicable for frequencies higher than 33 MHz (for instance, t_{RLRL} lower than 30 ns).

N numonyx 45/56

Figure 27. Read status register AC waveforms





Figure 28. Read electronic signature AC waveforms



^{1.} Refer to *Table 11* for the values of the manufacturer and device codes, and to *Table 12*, *Table 13*, and *Table 14* for the information contained in byte 3, byte 4, and byte 5.




Figure 29. Page read operation AC waveforms

Numonyx 47/56

Figure 30. Page program AC waveforms




Figure 31. Block erase AC waveforms





Figure 32. Reset AC waveforms



Numonyx 49/56

12.1 Ready/Busy signal electrical characteristics

Figure 33, *Figure 34* and *Figure 35* show the electrical characteristics for the Ready/Busy signal. The value required for the resistor R_P can be calculated using the following equation:

$$R_{p}min = \frac{(V_{DDmax} - V_{OLmax})}{I_{OL} + I_{L}}$$

So,

$$R_{P}min = \frac{3.2V}{8mA^{+}I_{L}}$$

where I_L is the sum of the input currents of all the devices tied to the Ready/Busy signal. R_P max is determined by the maximum value of t_r .

Figure 33. Ready/Busy AC waveform





Figure 34. Ready/Busy load circuit






Figure 35. Resistor value versus waveform timings for Ready/Busy signal

1. T = 25 °C.

Package mechanical NANDxxGW3C2B

13 Package mechanical

To meet environmental requirements, Numonyx offers these devices in ECOPACK® packages. ECOPACK® packages are lead-free. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.




Figure 36. TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package outline

1. Drawing is not to scale.

Table 23. TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data

Combal		Millimeters			Inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1	0.10	0.05	0.15	0.004	0.002	0.006
A2	1.00	0.95	1.05	0.039	0.037	0.041
В	0.22	0.17	0.27	0.009	0.007	0.011
С		0.10	0.21		0.004	0.008
СР			0.08			0.003
D1	12.00	11.90	12.10	0.472	0.468	0.476
E	20.00	19.80	20.20	0.787	0.779	0.795
E1	18.40	18.30	18.50	0.724	0.720	0.728
е	0.50	-	-	0.020	-	
L	0.60	0.50	0.70	0.024	0.020	0.028
L1	0.80			0.031		
а	3°	0°	5°	3°	0°	5°

NANDxxGW3C2B Package mechanical

D2 FD1 D1 FD FE1 BALL "A1" 0 0 0 0 ! 0 eE1 0 0 **⊕**-⊕ E2 E1 0 0 LGA-9G

Figure 37. LGA52 12 x 17 mm, 1 mm pitch, package outline

Table 24. LGA52 12 x 17 mm, 1 mm pitch, package mechanical data


Cumbal		Millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
Α			0.65			0.026
A2			0.65			0.026
b1	0.70	0.65	0.75	0.028	0.027	0.029
b2	1.00	0.95	1.05	0.039	0.037	0.041
D	12.00	11.90	12.10	0.472	0.468	0.476
D1	6.00			0.236		
D2	10.00			0.394		
ddd			0.10			0.004
Е	17.00	16.90	17.10	0.669	0.665	0.673
E1	12.00			0.472		
E2	13.00			0.512		
е	1.00	_	-	0.039	_	_
eE1	2.00	_	-	0.079	_	_
FD	3.00			0.118		
FD1	1.00			0.039		
FE	2.50			0.098		
FE1	2.00			0.079		

Numonyx 53/56

Ordering information NANDxxGW3C2B

Ordering information 14

Table 25. Ordering information scheme



F = ECOPACK® package, tape and reel packing

Note: Devices are shipped from the factory with the memory content bits, in valid blocks, erased to '1'. For further information on any aspect of this device, please contact your nearest Numonyx sales office.

NANDxxGW3C2B **Revision history**

Revision history 15

Table 26. **Document revision history**

Date	Revision	Changes
26-Jun-2008	1	Initial release.
08-Aug-2008	2	Added NAND04GW3C2B root part number. Removed 0 to 70 °C temperature range from <i>Table 25: Ordering information scheme</i> .

N numonyx 55/56

Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.

Numonyx